180 lines
8.0 KiB
C
180 lines
8.0 KiB
C
|
//*****************************************************************************
|
||
|
|
//
|
||
|
|
// hw_watchdog.h - Macros used when accessing the Watchdog Timer hardware.
|
||
|
|
//
|
||
|
|
// Copyright (c) 2005-2008 Luminary Micro, Inc. All rights reserved.
|
||
|
|
//
|
||
|
|
// Software License Agreement
|
||
|
|
//
|
||
|
|
// Luminary Micro, Inc. (LMI) is supplying this software for use solely and
|
||
|
|
// exclusively on LMI's microcontroller products.
|
||
|
|
//
|
||
|
|
// The software is owned by LMI and/or its suppliers, and is protected under
|
||
|
|
// applicable copyright laws. All rights are reserved. You may not combine
|
||
|
|
// this software with "viral" open-source software in order to form a larger
|
||
|
|
// program. Any use in violation of the foregoing restrictions may subject
|
||
|
|
// the user to criminal sanctions under applicable laws, as well as to civil
|
||
|
|
// liability for the breach of the terms and conditions of this license.
|
||
|
|
//
|
||
|
|
// THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
|
||
|
|
// OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
|
||
|
|
// MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
|
||
|
|
// LMI SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
|
||
|
|
// CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
|
||
|
|
//
|
||
|
|
// This is part of revision 2523 of the Stellaris Peripheral Driver Library.
|
||
|
|
//
|
||
|
|
//*****************************************************************************
|
||
|
|
|
||
|
|
#ifndef __HW_WATCHDOG_H__
|
||
|
|
#define __HW_WATCHDOG_H__
|
||
|
|
|
||
|
|
//*****************************************************************************
|
||
|
|
//
|
||
|
|
// The following are defines for the Watchdog Timer register offsets.
|
||
|
|
//
|
||
|
|
//*****************************************************************************
|
||
|
|
#define WDT_O_LOAD 0x00000000 // Load register
|
||
|
|
#define WDT_O_VALUE 0x00000004 // Current value register
|
||
|
|
#define WDT_O_CTL 0x00000008 // Control register
|
||
|
|
#define WDT_O_ICR 0x0000000C // Interrupt clear register
|
||
|
|
#define WDT_O_RIS 0x00000010 // Raw interrupt status register
|
||
|
|
#define WDT_O_MIS 0x00000014 // Masked interrupt status register
|
||
|
|
#define WDT_O_TEST 0x00000418 // Test register
|
||
|
|
#define WDT_O_LOCK 0x00000C00 // Lock register
|
||
|
|
|
||
|
|
//*****************************************************************************
|
||
|
|
//
|
||
|
|
// The following are defines for the bit fields in the WDT_CTL register.
|
||
|
|
//
|
||
|
|
//*****************************************************************************
|
||
|
|
#define WDT_CTL_RESEN 0x00000002 // Enable reset output
|
||
|
|
#define WDT_CTL_INTEN 0x00000001 // Enable the WDT counter and int
|
||
|
|
|
||
|
|
//*****************************************************************************
|
||
|
|
//
|
||
|
|
// The following are defines for the bit fields in the WDT_ISR, WDT_RIS, and
|
||
|
|
// WDT_MIS registers.
|
||
|
|
//
|
||
|
|
//*****************************************************************************
|
||
|
|
#define WDT_INT_TIMEOUT 0x00000001 // Watchdog timer expired
|
||
|
|
|
||
|
|
//*****************************************************************************
|
||
|
|
//
|
||
|
|
// The following are defines for the bit fields in the WDT_TEST register.
|
||
|
|
//
|
||
|
|
//*****************************************************************************
|
||
|
|
#define WDT_TEST_STALL 0x00000100 // Watchdog stall enable
|
||
|
|
|
||
|
|
//*****************************************************************************
|
||
|
|
//
|
||
|
|
// The following are defines for the bit fields in the WDT_LOCK register.
|
||
|
|
//
|
||
|
|
//*****************************************************************************
|
||
|
|
#define WDT_LOCK_M 0xFFFFFFFF // Watchdog Lock.
|
||
|
|
#define WDT_LOCK_UNLOCK 0x1ACCE551 // Unlocks the watchdog timer
|
||
|
|
#define WDT_LOCK_LOCKED 0x00000001 // Watchdog timer is locked
|
||
|
|
#define WDT_LOCK_UNLOCKED 0x00000000 // Watchdog timer is unlocked
|
||
|
|
|
||
|
|
//*****************************************************************************
|
||
|
|
//
|
||
|
|
// The following are defines for the bit fields in the WDT_O_LOAD register.
|
||
|
|
//
|
||
|
|
//*****************************************************************************
|
||
|
|
#define WDT_LOAD_M 0xFFFFFFFF // Watchdog Load Value.
|
||
|
|
#define WDT_LOAD_S 0
|
||
|
|
|
||
|
|
//*****************************************************************************
|
||
|
|
//
|
||
|
|
// The following are defines for the bit fields in the WDT_O_VALUE register.
|
||
|
|
//
|
||
|
|
//*****************************************************************************
|
||
|
|
#define WDT_VALUE_M 0xFFFFFFFF // Watchdog Value.
|
||
|
|
#define WDT_VALUE_S 0
|
||
|
|
|
||
|
|
//*****************************************************************************
|
||
|
|
//
|
||
|
|
// The following are defines for the bit fields in the WDT_O_ICR register.
|
||
|
|
//
|
||
|
|
//*****************************************************************************
|
||
|
|
#define WDT_ICR_M 0xFFFFFFFF // Watchdog Interrupt Clear.
|
||
|
|
#define WDT_ICR_S 0
|
||
|
|
|
||
|
|
//*****************************************************************************
|
||
|
|
//
|
||
|
|
// The following are defines for the bit fields in the WDT_O_RIS register.
|
||
|
|
//
|
||
|
|
//*****************************************************************************
|
||
|
|
#define WDT_RIS_WDTRIS 0x00000001 // Watchdog Raw Interrupt Status.
|
||
|
|
|
||
|
|
//*****************************************************************************
|
||
|
|
//
|
||
|
|
// The following are defines for the bit fields in the WDT_O_MIS register.
|
||
|
|
//
|
||
|
|
//*****************************************************************************
|
||
|
|
#define WDT_MIS_WDTMIS 0x00000001 // Watchdog Masked Interrupt
|
||
|
|
// Status.
|
||
|
|
|
||
|
|
//*****************************************************************************
|
||
|
|
//
|
||
|
|
// The following definitions are deprecated.
|
||
|
|
//
|
||
|
|
//*****************************************************************************
|
||
|
|
#ifndef DEPRECATED
|
||
|
|
|
||
|
|
//*****************************************************************************
|
||
|
|
//
|
||
|
|
// The following are deprecated defines for the Watchdog Timer register
|
||
|
|
// offsets.
|
||
|
|
//
|
||
|
|
//*****************************************************************************
|
||
|
|
#define WDT_O_PeriphID4 0x00000FD0
|
||
|
|
#define WDT_O_PeriphID5 0x00000FD4
|
||
|
|
#define WDT_O_PeriphID6 0x00000FD8
|
||
|
|
#define WDT_O_PeriphID7 0x00000FDC
|
||
|
|
#define WDT_O_PeriphID0 0x00000FE0
|
||
|
|
#define WDT_O_PeriphID1 0x00000FE4
|
||
|
|
#define WDT_O_PeriphID2 0x00000FE8
|
||
|
|
#define WDT_O_PeriphID3 0x00000FEC
|
||
|
|
#define WDT_O_PCellID0 0x00000FF0
|
||
|
|
#define WDT_O_PCellID1 0x00000FF4
|
||
|
|
#define WDT_O_PCellID2 0x00000FF8
|
||
|
|
#define WDT_O_PCellID3 0x00000FFC
|
||
|
|
|
||
|
|
//*****************************************************************************
|
||
|
|
//
|
||
|
|
// The following are deprecated defines for the bit fields in the WDT_TEST
|
||
|
|
// register.
|
||
|
|
//
|
||
|
|
//*****************************************************************************
|
||
|
|
#define WDT_TEST_STALL_EN 0x00000100 // Watchdog stall enable
|
||
|
|
|
||
|
|
//*****************************************************************************
|
||
|
|
//
|
||
|
|
// The following are deprecated defines for the reset values for the WDT
|
||
|
|
// registers.
|
||
|
|
//
|
||
|
|
//*****************************************************************************
|
||
|
|
#define WDT_RV_VALUE 0xFFFFFFFF // Current value register
|
||
|
|
#define WDT_RV_LOAD 0xFFFFFFFF // Load register
|
||
|
|
#define WDT_RV_PCellID1 0x000000F0
|
||
|
|
#define WDT_RV_PCellID3 0x000000B1
|
||
|
|
#define WDT_RV_PeriphID1 0x00000018
|
||
|
|
#define WDT_RV_PeriphID2 0x00000018
|
||
|
|
#define WDT_RV_PCellID0 0x0000000D
|
||
|
|
#define WDT_RV_PCellID2 0x00000005
|
||
|
|
#define WDT_RV_PeriphID0 0x00000005
|
||
|
|
#define WDT_RV_PeriphID3 0x00000001
|
||
|
|
#define WDT_RV_PeriphID5 0x00000000
|
||
|
|
#define WDT_RV_RIS 0x00000000 // Raw interrupt status register
|
||
|
|
#define WDT_RV_CTL 0x00000000 // Control register
|
||
|
|
#define WDT_RV_PeriphID4 0x00000000
|
||
|
|
#define WDT_RV_PeriphID6 0x00000000
|
||
|
|
#define WDT_RV_PeriphID7 0x00000000
|
||
|
|
#define WDT_RV_LOCK 0x00000000 // Lock register
|
||
|
|
#define WDT_RV_MIS 0x00000000 // Masked interrupt status register
|
||
|
|
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#endif // __HW_WATCHDOG_H__
|