112 lines
5.6 KiB
C
112 lines
5.6 KiB
C
//*****************************************************************************
|
|
//
|
|
// hw_memmap.h - Macros defining the memory map of Stellaris.
|
|
//
|
|
// Copyright (c) 2005-2008 Luminary Micro, Inc. All rights reserved.
|
|
//
|
|
// Software License Agreement
|
|
//
|
|
// Luminary Micro, Inc. (LMI) is supplying this software for use solely and
|
|
// exclusively on LMI's microcontroller products.
|
|
//
|
|
// The software is owned by LMI and/or its suppliers, and is protected under
|
|
// applicable copyright laws. All rights are reserved. You may not combine
|
|
// this software with "viral" open-source software in order to form a larger
|
|
// program. Any use in violation of the foregoing restrictions may subject
|
|
// the user to criminal sanctions under applicable laws, as well as to civil
|
|
// liability for the breach of the terms and conditions of this license.
|
|
//
|
|
// THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
|
|
// OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
|
|
// MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
|
|
// LMI SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
|
|
// CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
|
|
//
|
|
// This is part of revision 2523 of the Stellaris Peripheral Driver Library.
|
|
//
|
|
//*****************************************************************************
|
|
|
|
#ifndef __HW_MEMMAP_H__
|
|
#define __HW_MEMMAP_H__
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the base address of the memories and
|
|
// peripherals.
|
|
//
|
|
//*****************************************************************************
|
|
#define FLASH_BASE 0x00000000 // FLASH memory
|
|
#define SRAM_BASE 0x20000000 // SRAM memory
|
|
#define WATCHDOG_BASE 0x40000000 // Watchdog
|
|
#define GPIO_PORTA_BASE 0x40004000 // GPIO Port A
|
|
#define GPIO_PORTB_BASE 0x40005000 // GPIO Port B
|
|
#define GPIO_PORTC_BASE 0x40006000 // GPIO Port C
|
|
#define GPIO_PORTD_BASE 0x40007000 // GPIO Port D
|
|
#define SSI0_BASE 0x40008000 // SSI0
|
|
#define SSI1_BASE 0x40009000 // SSI1
|
|
#define UART0_BASE 0x4000C000 // UART0
|
|
#define UART1_BASE 0x4000D000 // UART1
|
|
#define UART2_BASE 0x4000E000 // UART2
|
|
#define I2C0_MASTER_BASE 0x40020000 // I2C0 Master
|
|
#define I2C0_SLAVE_BASE 0x40020800 // I2C0 Slave
|
|
#define I2C1_MASTER_BASE 0x40021000 // I2C1 Master
|
|
#define I2C1_SLAVE_BASE 0x40021800 // I2C1 Slave
|
|
#define GPIO_PORTE_BASE 0x40024000 // GPIO Port E
|
|
#define GPIO_PORTF_BASE 0x40025000 // GPIO Port F
|
|
#define GPIO_PORTG_BASE 0x40026000 // GPIO Port G
|
|
#define GPIO_PORTH_BASE 0x40027000 // GPIO Port H
|
|
#define PWM_BASE 0x40028000 // PWM
|
|
#define QEI0_BASE 0x4002C000 // QEI0
|
|
#define QEI1_BASE 0x4002D000 // QEI1
|
|
#define TIMER0_BASE 0x40030000 // Timer0
|
|
#define TIMER1_BASE 0x40031000 // Timer1
|
|
#define TIMER2_BASE 0x40032000 // Timer2
|
|
#define TIMER3_BASE 0x40033000 // Timer3
|
|
#define ADC_BASE 0x40038000 // ADC
|
|
#define COMP_BASE 0x4003C000 // Analog comparators
|
|
#define CAN0_BASE 0x40040000 // CAN0
|
|
#define CAN1_BASE 0x40041000 // CAN1
|
|
#define CAN2_BASE 0x40042000 // CAN2
|
|
#define ETH_BASE 0x40048000 // Ethernet
|
|
#define MAC_BASE 0x40048000 // Ethernet
|
|
#define USB0_BASE 0x40050000 // USB 0 Controller
|
|
#define GPIO_PORTA_AHB_BASE 0x40058000 // GPIO Port A (high speed)
|
|
#define GPIO_PORTB_AHB_BASE 0x40059000 // GPIO Port B (high speed)
|
|
#define GPIO_PORTC_AHB_BASE 0x4005A000 // GPIO Port C (high speed)
|
|
#define GPIO_PORTD_AHB_BASE 0x4005B000 // GPIO Port D (high speed)
|
|
#define GPIO_PORTE_AHB_BASE 0x4005C000 // GPIO Port E (high speed)
|
|
#define GPIO_PORTF_AHB_BASE 0x4005D000 // GPIO Port F (high speed)
|
|
#define GPIO_PORTG_AHB_BASE 0x4005E000 // GPIO Port G (high speed)
|
|
#define GPIO_PORTH_AHB_BASE 0x4005F000 // GPIO Port H (high speed)
|
|
#define HIB_BASE 0x400FC000 // Hibernation Module
|
|
#define FLASH_CTRL_BASE 0x400FD000 // FLASH Controller
|
|
#define SYSCTL_BASE 0x400FE000 // System Control
|
|
#define UDMA_BASE 0x400FF000 // uDMA Controller
|
|
#define ITM_BASE 0xE0000000 // Instrumentation Trace Macrocell
|
|
#define DWT_BASE 0xE0001000 // Data Watchpoint and Trace
|
|
#define FPB_BASE 0xE0002000 // FLASH Patch and Breakpoint
|
|
#define NVIC_BASE 0xE000E000 // Nested Vectored Interrupt Ctrl
|
|
#define TPIU_BASE 0xE0040000 // Trace Port Interface Unit
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following definitions are deprecated.
|
|
//
|
|
//*****************************************************************************
|
|
#ifndef DEPRECATED
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are deprecated defines for the base address of the memories
|
|
// and peripherals.
|
|
//
|
|
//*****************************************************************************
|
|
#define SSI_BASE 0x40008000 // SSI
|
|
#define I2C_MASTER_BASE 0x40020000 // I2C Master
|
|
#define I2C_SLAVE_BASE 0x40020800 // I2C Slave
|
|
#define QEI_BASE 0x4002C000 // QEI
|
|
|
|
#endif
|
|
|
|
#endif // __HW_MEMMAP_H__
|