39 lines
1.2 KiB
Diff
39 lines
1.2 KiB
Diff
|
From 9fc0aff60d490185ddeb823ac0a13a4e2e01b476 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Peter Geis <pgwipeout@gmail.com>
|
||
|
|
Date: Tue, 14 Sep 2021 14:46:45 -0400
|
||
|
|
Subject: [PATCH 102/478] arm64: dts: rockchip: add rk356x sfc support
|
||
|
|
|
||
|
|
Add the sfc node to the rk356x device tree. This enables spi flash
|
||
|
|
support for this soc.
|
||
|
|
|
||
|
|
Signed-off-by: Peter Geis <pgwipeout@gmail.com>
|
||
|
|
---
|
||
|
|
arch/arm64/boot/dts/rockchip/rk356x.dtsi | 11 +++++++++++
|
||
|
|
1 file changed, 11 insertions(+)
|
||
|
|
|
||
|
|
diff --git a/arch/arm64/boot/dts/rockchip/rk356x.dtsi b/arch/arm64/boot/dts/rockchip/rk356x.dtsi
|
||
|
|
index 5fee06df03dc..815bbf3ca901 100644
|
||
|
|
--- a/arch/arm64/boot/dts/rockchip/rk356x.dtsi
|
||
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk356x.dtsi
|
||
|
|
@@ -819,6 +819,17 @@ sdmmc1: mmc@fe2c0000 {
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
+ sfc: spi@fe300000 {
|
||
|
|
+ compatible = "rockchip,sfc";
|
||
|
|
+ reg = <0x0 0xfe300000 0x0 0x4000>;
|
||
|
|
+ interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
+ clocks = <&cru SCLK_SFC>, <&cru HCLK_SFC>;
|
||
|
|
+ clock-names = "clk_sfc", "hclk_sfc";
|
||
|
|
+ pinctrl-0 = <&fspi_pins>;
|
||
|
|
+ pinctrl-names = "default";
|
||
|
|
+ status = "disabled";
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
sdhci: mmc@fe310000 {
|
||
|
|
compatible = "rockchip,rk3568-dwcmshc";
|
||
|
|
reg = <0x0 0xfe310000 0x0 0x10000>;
|
||
|
|
--
|
||
|
|
2.35.3
|
||
|
|
|