36 lines
1.5 KiB
Diff
36 lines
1.5 KiB
Diff
|
From 2adc0d3a29cb35b67211f31c9c5a15e33439d6ef Mon Sep 17 00:00:00 2001
|
||
|
|
From: Ondrej Jirman <megi@xff.cz>
|
||
|
|
Date: Mon, 24 Oct 2022 03:17:57 +0200
|
||
|
|
Subject: [PATCH 317/469] clk: rockchip: rk3399: Don't allow to reparent
|
||
|
|
dclk_vop0 to frac clock
|
||
|
|
|
||
|
|
frac clock requires 20x difference between intput and output, and kernel
|
||
|
|
code doesn't respect this requirement.
|
||
|
|
|
||
|
|
Signed-off-by: Ondrej Jirman <megi@xff.cz>
|
||
|
|
---
|
||
|
|
drivers/clk/rockchip/clk-rk3399.c | 4 ++--
|
||
|
|
1 file changed, 2 insertions(+), 2 deletions(-)
|
||
|
|
|
||
|
|
diff --git a/drivers/clk/rockchip/clk-rk3399.c b/drivers/clk/rockchip/clk-rk3399.c
|
||
|
|
index 89df64ad989b..31f48b806cd9 100644
|
||
|
|
--- a/drivers/clk/rockchip/clk-rk3399.c
|
||
|
|
+++ b/drivers/clk/rockchip/clk-rk3399.c
|
||
|
|
@@ -279,11 +279,11 @@ static struct rockchip_clk_branch rk3399_uart4_pmu_fracmux __initdata =
|
||
|
|
RK3399_PMU_CLKSEL_CON(5), 8, 2, MFLAGS);
|
||
|
|
|
||
|
|
static struct rockchip_clk_branch rk3399_dclk_vop0_fracmux __initdata =
|
||
|
|
- MUX(DCLK_VOP0, "dclk_vop0", mux_dclk_vop0_p, CLK_SET_RATE_PARENT,
|
||
|
|
+ MUX(DCLK_VOP0, "dclk_vop0", mux_dclk_vop0_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
|
||
|
|
RK3399_CLKSEL_CON(49), 11, 1, MFLAGS);
|
||
|
|
|
||
|
|
static struct rockchip_clk_branch rk3399_dclk_vop1_fracmux __initdata =
|
||
|
|
- MUX(DCLK_VOP1, "dclk_vop1", mux_dclk_vop1_p, CLK_SET_RATE_PARENT,
|
||
|
|
+ MUX(DCLK_VOP1, "dclk_vop1", mux_dclk_vop1_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
|
||
|
|
RK3399_CLKSEL_CON(50), 11, 1, MFLAGS);
|
||
|
|
|
||
|
|
static struct rockchip_clk_branch rk3399_pmuclk_wifi_fracmux __initdata =
|
||
|
|
--
|
||
|
|
2.34.1
|
||
|
|
|