294 lines
6.8 KiB
Diff
294 lines
6.8 KiB
Diff
|
From ba4c8a6c258e33e52ec863654605994d7bd5c05c Mon Sep 17 00:00:00 2001
|
||
|
From: Vyacheslav Bocharov <devel@lexina.in>
|
||
|
Date: Sat, 20 Mar 2021 14:13:29 +0300
|
||
|
Subject: [PATCH 03/10] arm64: dts: meson-gxl: add support for JetHub H1
|
||
|
|
||
|
JetHome Jethub H1 (http://jethome.ru/jethub-h1) is a home automation
|
||
|
controller with the following features:
|
||
|
|
||
|
- square plastic case
|
||
|
- Amlogic S905W (ARM Cortex-A53) quad-core up to 1.5GHz
|
||
|
- no video out
|
||
|
- 1GB LPDDR4
|
||
|
- 8/16GB eMMC flash
|
||
|
- 2 x USB 2.0
|
||
|
- 1 x 10/100Mbps ethernet
|
||
|
- WiFi / Bluetooth RTL8822CS IEEE 802.11a/b/g/n/ac, Bluetooth 5.0.
|
||
|
- TI CC2538 + CC2592 Zigbee Wireless Module with up to 20dBm output power
|
||
|
and Zigbee 3.0 support.
|
||
|
- MicroSD 2.x/3.x/4.x DS/HS cards.
|
||
|
- 1 x gpio LED
|
||
|
- ADC user Button
|
||
|
- DC source 5V microUSB
|
||
|
|
||
|
Signed-off-by: Vyacheslav Bocharov <adeep@lexina.in>
|
||
|
Reviewed-by: Neil Armstrong <narmstrong@baylibre.com>
|
||
|
---
|
||
|
arch/arm64/boot/dts/amlogic/Makefile | 1 +
|
||
|
.../meson-gxl-s905w-jethome-jethub-j80.dts | 241 ++++++++++++++++++
|
||
|
2 files changed, 242 insertions(+)
|
||
|
create mode 100644 arch/arm64/boot/dts/amlogic/meson-gxl-s905w-jethome-jethub-j80.dts
|
||
|
|
||
|
diff --git a/arch/arm64/boot/dts/amlogic/Makefile b/arch/arm64/boot/dts/amlogic/Makefile
|
||
|
index 6e2a63f49876..2cdc3006216d 100644
|
||
|
--- a/arch/arm64/boot/dts/amlogic/Makefile
|
||
|
+++ b/arch/arm64/boot/dts/amlogic/Makefile
|
||
|
@@ -38,6 +38,7 @@ dtb-$(CONFIG_ARCH_MESON) += meson-gxl-s805x-p241.dtb
|
||
|
dtb-$(CONFIG_ARCH_MESON) += meson-gxl-s905w-p281.dtb
|
||
|
dtb-$(CONFIG_ARCH_MESON) += meson-gxl-s905w-tx3-mini.dtb
|
||
|
dtb-$(CONFIG_ARCH_MESON) += meson-gxl-s905d-libretech-pc.dtb
|
||
|
+dtb-$(CONFIG_ARCH_MESON) += meson-gxl-s905w-jethome-jethub-j80.dtb
|
||
|
dtb-$(CONFIG_ARCH_MESON) += meson-gxm-khadas-vim2.dtb
|
||
|
dtb-$(CONFIG_ARCH_MESON) += meson-gxm-nexbox-a1.dtb
|
||
|
dtb-$(CONFIG_ARCH_MESON) += meson-gxm-q200.dtb
|
||
|
diff --git a/arch/arm64/boot/dts/amlogic/meson-gxl-s905w-jethome-jethub-j80.dts b/arch/arm64/boot/dts/amlogic/meson-gxl-s905w-jethome-jethub-j80.dts
|
||
|
new file mode 100644
|
||
|
index 000000000000..6eafb908695f
|
||
|
--- /dev/null
|
||
|
+++ b/arch/arm64/boot/dts/amlogic/meson-gxl-s905w-jethome-jethub-j80.dts
|
||
|
@@ -0,0 +1,241 @@
|
||
|
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
||
|
+/*
|
||
|
+ * Copyright (c) 2021 Vyacheslav Bocharov <adeep@lexina.in>
|
||
|
+ * Copyright (c) 2020 JetHome
|
||
|
+ * Author: Aleksandr Kazantsev <ak@tvip.ru>
|
||
|
+ * Author: Alexey Shevelkin <ash@tvip.ru>
|
||
|
+ * Author: Vyacheslav Bocharov <adeep@lexina.in>
|
||
|
+ */
|
||
|
+
|
||
|
+/dts-v1/;
|
||
|
+
|
||
|
+#include "meson-gxl.dtsi"
|
||
|
+
|
||
|
+/ {
|
||
|
+ compatible = "jethome,jethub-j80", "amlogic,s905w", "amlogic,meson-gxl";
|
||
|
+ model = "JetHome JetHub J80";
|
||
|
+ memory@0 {
|
||
|
+ device_type = "memory";
|
||
|
+ reg = <0x0 0x0 0x0 0x40000000>;
|
||
|
+ };
|
||
|
+
|
||
|
+ reserved-memory {
|
||
|
+ linux,cma {
|
||
|
+ size = <0x0 0x1000000>;
|
||
|
+ };
|
||
|
+ };
|
||
|
+
|
||
|
+ aliases {
|
||
|
+ serial0 = &uart_AO; /* Console */
|
||
|
+ serial1 = &uart_A; /* Bluetooth */
|
||
|
+ serial2 = &uart_AO_B; /* Wireless module 1 */
|
||
|
+ serial3 = &uart_C; /* Wireless module 2 */
|
||
|
+ ethernet0 = ðmac;
|
||
|
+ };
|
||
|
+
|
||
|
+ chosen {
|
||
|
+ stdout-path = "serial0:115200n8";
|
||
|
+ };
|
||
|
+
|
||
|
+ vddio_ao18: regulator-vddio_ao18 {
|
||
|
+ compatible = "regulator-fixed";
|
||
|
+ regulator-name = "VDDIO_AO18";
|
||
|
+ regulator-min-microvolt = <1800000>;
|
||
|
+ regulator-max-microvolt = <1800000>;
|
||
|
+ };
|
||
|
+
|
||
|
+ vddio_boot: regulator-vddio_boot {
|
||
|
+ compatible = "regulator-fixed";
|
||
|
+ regulator-name = "VDDIO_BOOT";
|
||
|
+ regulator-min-microvolt = <1800000>;
|
||
|
+ regulator-max-microvolt = <1800000>;
|
||
|
+ };
|
||
|
+
|
||
|
+ vddao_3v3: regulator-vddao_3v3 {
|
||
|
+ compatible = "regulator-fixed";
|
||
|
+ regulator-name = "VDDAO_3V3";
|
||
|
+ regulator-min-microvolt = <3300000>;
|
||
|
+ regulator-max-microvolt = <3300000>;
|
||
|
+ };
|
||
|
+
|
||
|
+ vcc_3v3: regulator-vcc_3v3 {
|
||
|
+ compatible = "regulator-fixed";
|
||
|
+ regulator-name = "VCC_3V3";
|
||
|
+ regulator-min-microvolt = <3300000>;
|
||
|
+ regulator-max-microvolt = <3300000>;
|
||
|
+ };
|
||
|
+
|
||
|
+ emmc_pwrseq: emmc-pwrseq {
|
||
|
+ compatible = "mmc-pwrseq-emmc";
|
||
|
+ reset-gpios = <&gpio BOOT_9 GPIO_ACTIVE_LOW>;
|
||
|
+ };
|
||
|
+
|
||
|
+ wifi32k: wifi32k {
|
||
|
+ compatible = "pwm-clock";
|
||
|
+ #clock-cells = <0>;
|
||
|
+ clock-frequency = <32768>;
|
||
|
+ pwms = <&pwm_ef 0 30518 0>; /* PWM_E at 32.768KHz */
|
||
|
+ };
|
||
|
+
|
||
|
+ sdio_pwrseq: sdio-pwrseq {
|
||
|
+ compatible = "mmc-pwrseq-simple";
|
||
|
+ reset-gpios = <&gpio GPIOX_6 GPIO_ACTIVE_LOW>;
|
||
|
+ clocks = <&wifi32k>;
|
||
|
+ clock-names = "ext_clock";
|
||
|
+ };
|
||
|
+};
|
||
|
+
|
||
|
+&efuse {
|
||
|
+ bt_mac: bt_mac@6 {
|
||
|
+ reg = <0x6 0x6>;
|
||
|
+ };
|
||
|
+
|
||
|
+ wifi_mac: wifi_mac@C {
|
||
|
+ reg = <0xc 0x6>;
|
||
|
+ };
|
||
|
+};
|
||
|
+
|
||
|
+&sn {
|
||
|
+ reg = <0x32 0x20>;
|
||
|
+};
|
||
|
+
|
||
|
+ð_mac {
|
||
|
+ reg = <0x0 0x6>;
|
||
|
+};
|
||
|
+
|
||
|
+&bid {
|
||
|
+ reg = <0x12 0x20>;
|
||
|
+};
|
||
|
+
|
||
|
+&usb {
|
||
|
+ status = "okay";
|
||
|
+ dr_mode = "host";
|
||
|
+};
|
||
|
+
|
||
|
+&pwm_ef {
|
||
|
+ status = "okay";
|
||
|
+ pinctrl-0 = <&pwm_e_pins>;
|
||
|
+ pinctrl-names = "default";
|
||
|
+ clocks = <&clkc CLKID_FCLK_DIV4>;
|
||
|
+ clock-names = "clkin0";
|
||
|
+};
|
||
|
+
|
||
|
+&saradc {
|
||
|
+ status = "okay";
|
||
|
+ vref-supply = <&vddio_ao18>;
|
||
|
+};
|
||
|
+
|
||
|
+/* Wireless SDIO Module */
|
||
|
+&sd_emmc_a {
|
||
|
+ status = "okay";
|
||
|
+ pinctrl-0 = <&sdio_pins>;
|
||
|
+ pinctrl-1 = <&sdio_clk_gate_pins>;
|
||
|
+ pinctrl-names = "default", "clk-gate";
|
||
|
+ #address-cells = <1>;
|
||
|
+ #size-cells = <0>;
|
||
|
+
|
||
|
+ bus-width = <4>;
|
||
|
+ cap-sd-highspeed;
|
||
|
+ max-frequency = <50000000>;
|
||
|
+
|
||
|
+ non-removable;
|
||
|
+ disable-wp;
|
||
|
+
|
||
|
+ /* WiFi firmware requires power to be kept while in suspend */
|
||
|
+ keep-power-in-suspend;
|
||
|
+
|
||
|
+ mmc-pwrseq = <&sdio_pwrseq>;
|
||
|
+
|
||
|
+ vmmc-supply = <&vddao_3v3>;
|
||
|
+ vqmmc-supply = <&vddio_boot>;
|
||
|
+};
|
||
|
+
|
||
|
+/* SD card */
|
||
|
+&sd_emmc_b {
|
||
|
+ status = "okay";
|
||
|
+ pinctrl-0 = <&sdcard_pins>;
|
||
|
+ pinctrl-1 = <&sdcard_clk_gate_pins>;
|
||
|
+ pinctrl-names = "default", "clk-gate";
|
||
|
+
|
||
|
+ bus-width = <4>;
|
||
|
+ cap-sd-highspeed;
|
||
|
+ max-frequency = <50000000>;
|
||
|
+ disable-wp;
|
||
|
+
|
||
|
+ cd-gpios = <&gpio CARD_6 GPIO_ACTIVE_LOW>;
|
||
|
+
|
||
|
+ vmmc-supply = <&vddao_3v3>;
|
||
|
+ vqmmc-supply = <&vddio_boot>;
|
||
|
+};
|
||
|
+
|
||
|
+/* eMMC */
|
||
|
+&sd_emmc_c {
|
||
|
+ status = "okay";
|
||
|
+ pinctrl-0 = <&emmc_pins>, <&emmc_ds_pins>;
|
||
|
+ pinctrl-1 = <&emmc_clk_gate_pins>;
|
||
|
+ pinctrl-names = "default", "clk-gate";
|
||
|
+
|
||
|
+ bus-width = <8>;
|
||
|
+ cap-mmc-highspeed;
|
||
|
+ max-frequency = <200000000>;
|
||
|
+ non-removable;
|
||
|
+ disable-wp;
|
||
|
+ mmc-ddr-1_8v;
|
||
|
+ mmc-hs200-1_8v;
|
||
|
+
|
||
|
+ mmc-pwrseq = <&emmc_pwrseq>;
|
||
|
+ vmmc-supply = <&vcc_3v3>;
|
||
|
+ vqmmc-supply = <&vddio_boot>;
|
||
|
+};
|
||
|
+
|
||
|
+/* Console UART */
|
||
|
+&uart_AO {
|
||
|
+ status = "okay";
|
||
|
+ pinctrl-0 = <&uart_ao_a_pins>;
|
||
|
+ pinctrl-names = "default";
|
||
|
+};
|
||
|
+
|
||
|
+/* S905W only has access to its internal PHY */
|
||
|
+ðmac {
|
||
|
+ status = "okay";
|
||
|
+ phy-mode = "rmii";
|
||
|
+ phy-handle = <&internal_phy>;
|
||
|
+};
|
||
|
+
|
||
|
+&internal_phy {
|
||
|
+ status = "okay";
|
||
|
+ pinctrl-0 = <ð_link_led_pins>, <ð_act_led_pins>;
|
||
|
+ pinctrl-names = "default";
|
||
|
+};
|
||
|
+
|
||
|
+&uart_A {
|
||
|
+ status = "okay";
|
||
|
+ pinctrl-0 = <&uart_a_pins>, <&uart_a_cts_rts_pins>;
|
||
|
+ pinctrl-names = "default";
|
||
|
+ uart-has-rtscts;
|
||
|
+};
|
||
|
+
|
||
|
+&uart_C {
|
||
|
+ status = "okay";
|
||
|
+ pinctrl-0 = <&uart_c_pins>;
|
||
|
+ pinctrl-names = "default";
|
||
|
+};
|
||
|
+
|
||
|
+&uart_AO_B {
|
||
|
+ status = "okay";
|
||
|
+ pinctrl-0 = <&uart_ao_b_pins>, <&uart_ao_b_cts_rts_pins>;
|
||
|
+ pinctrl-names = "default";
|
||
|
+ uart-has-rtscts;
|
||
|
+};
|
||
|
+
|
||
|
+&i2c_B {
|
||
|
+ status = "okay";
|
||
|
+ pinctrl-names = "default";
|
||
|
+ pinctrl-0 = <&i2c_b_pins>;
|
||
|
+
|
||
|
+ pcf8563: pcf8563@51 {
|
||
|
+ compatible = "nxp,pcf8563";
|
||
|
+ reg = <0x51>;
|
||
|
+ status = "okay";
|
||
|
+ };
|
||
|
+};
|
||
|
--
|
||
|
2.30.2
|
||
|
|