47 lines
1.6 KiB
Diff
47 lines
1.6 KiB
Diff
|
From 435bdc2bdfd2bd37e96b42c7c972ce271e06d90c Mon Sep 17 00:00:00 2001
|
||
|
|
From: Douglas Anderson <dianders@chromium.org>
|
||
|
|
Date: Mon, 11 Jul 2016 19:05:36 +0800
|
||
|
|
Subject: [PATCH 06/14] drm/rockchip: dw_hdmi: Set cur_ctr to 0 always
|
||
|
|
|
||
|
|
Jitter was improved by lowering the MPLL bandwidth to account for high
|
||
|
|
frequency noise in the rk3288 PLL. In each case MPLL bandwidth was
|
||
|
|
lowered only enough to get us a comfortable margin. We believe that
|
||
|
|
lowering the bandwidth like this is safe given sufficient testing.
|
||
|
|
|
||
|
|
Signed-off-by: Douglas Anderson <dianders@chromium.org>
|
||
|
|
Signed-off-by: Yakir Yang <ykk@rock-chips.com>
|
||
|
|
---
|
||
|
|
drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c | 16 ++--------------
|
||
|
|
1 file changed, 2 insertions(+), 14 deletions(-)
|
||
|
|
|
||
|
|
diff --git a/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c b/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
|
||
|
|
index 7f56d8c34..7d7ee5b26 100644
|
||
|
|
--- a/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
|
||
|
|
+++ b/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
|
||
|
|
@@ -159,20 +159,8 @@ static const struct dw_hdmi_mpll_config rockchip_mpll_cfg[] = {
|
||
|
|
static const struct dw_hdmi_curr_ctrl rockchip_cur_ctr[] = {
|
||
|
|
/* pixelclk bpp8 bpp10 bpp12 */
|
||
|
|
{
|
||
|
|
- 40000000, { 0x0018, 0x0018, 0x0018 },
|
||
|
|
- }, {
|
||
|
|
- 65000000, { 0x0028, 0x0028, 0x0028 },
|
||
|
|
- }, {
|
||
|
|
- 66000000, { 0x0038, 0x0038, 0x0038 },
|
||
|
|
- }, {
|
||
|
|
- 74250000, { 0x0028, 0x0038, 0x0038 },
|
||
|
|
- }, {
|
||
|
|
- 83500000, { 0x0028, 0x0038, 0x0038 },
|
||
|
|
- }, {
|
||
|
|
- 146250000, { 0x0038, 0x0038, 0x0038 },
|
||
|
|
- }, {
|
||
|
|
- 148500000, { 0x0000, 0x0038, 0x0038 },
|
||
|
|
- }, {
|
||
|
|
+ 600000000, { 0x0000, 0x0000, 0x0000 },
|
||
|
|
+ }, {
|
||
|
|
~0UL, { 0x0000, 0x0000, 0x0000},
|
||
|
|
}
|
||
|
|
};
|
||
|
|
--
|
||
|
|
2.26.2
|
||
|
|
|