54 lines
1.6 KiB
Diff
54 lines
1.6 KiB
Diff
|
From 359945b9f0c743846405b49513cc72606f5e781c Mon Sep 17 00:00:00 2001
|
||
|
From: ashthespy <ashthespy@gmail.com>
|
||
|
Date: Thu, 16 Jan 2020 21:13:09 +0100
|
||
|
Subject: [PATCH 05/23] arm64: dts: rk3308: Add mac node at dtsi level
|
||
|
|
||
|
---
|
||
|
arch/arm64/boot/dts/rockchip/rk3308.dtsi | 23 +++++++++++++++++++++++
|
||
|
1 file changed, 23 insertions(+)
|
||
|
|
||
|
diff --git a/arch/arm64/boot/dts/rockchip/rk3308.dtsi b/arch/arm64/boot/dts/rockchip/rk3308.dtsi
|
||
|
index 8bdc66c62975..26af951be980 100644
|
||
|
--- a/arch/arm64/boot/dts/rockchip/rk3308.dtsi
|
||
|
+++ b/arch/arm64/boot/dts/rockchip/rk3308.dtsi
|
||
|
@@ -24,6 +24,7 @@ aliases {
|
||
|
i2c1 = &i2c1;
|
||
|
i2c2 = &i2c2;
|
||
|
i2c3 = &i2c3;
|
||
|
+ ethernet0 = &mac;
|
||
|
mmc0 = &sdmmc;
|
||
|
mmc1 = &emmc;
|
||
|
mmc2 = &sdio;
|
||
|
@@ -627,6 +628,28 @@ sdio: dwmmc@ff4a0000 {
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
+ mac: ethernet@ff4e0000 {
|
||
|
+ compatible = "rockchip,rk3308-gmac";
|
||
|
+ reg = <0x0 0xff4e0000 0x0 0x10000>;
|
||
|
+ rockchip,grf = <&grf>;
|
||
|
+ interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
+ interrupt-names = "macirq";
|
||
|
+ clocks = <&cru SCLK_MAC>, <&cru SCLK_MAC_RX_TX>,
|
||
|
+ <&cru SCLK_MAC_RX_TX>, <&cru SCLK_MAC_REF>,
|
||
|
+ <&cru SCLK_MAC>, <&cru ACLK_MAC>,
|
||
|
+ <&cru PCLK_MAC>, <&cru SCLK_MAC_RMII>;
|
||
|
+ clock-names = "stmmaceth", "mac_clk_rx",
|
||
|
+ "mac_clk_tx", "clk_mac_ref",
|
||
|
+ "clk_mac_refout", "aclk_mac",
|
||
|
+ "pclk_mac", "clk_mac_speed";
|
||
|
+ phy-mode = "rmii";
|
||
|
+ pinctrl-names = "default";
|
||
|
+ pinctrl-0 = <&rmii_pins &mac_refclk_12ma>;
|
||
|
+ resets = <&cru SRST_MAC_A>;
|
||
|
+ reset-names = "stmmaceth";
|
||
|
+ status = "disabled";
|
||
|
+ };
|
||
|
+
|
||
|
cru: clock-controller@ff500000 {
|
||
|
compatible = "rockchip,rk3308-cru";
|
||
|
reg = <0x0 0xff500000 0x0 0x1000>;
|
||
|
--
|
||
|
2.25.1
|
||
|
|