114 lines
3.1 KiB
Diff
114 lines
3.1 KiB
Diff
|
--- a/arch/arm64/boot/dts/rockchip/rk3328.dtsi
|
||
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
|
||
|
|
@@ -346,12 +346,16 @@
|
||
|
|
pd_gpu@RK3328_PD_GPU {
|
||
|
|
reg = <RK3328_PD_GPU>;
|
||
|
|
clocks = <&cru ACLK_GPU>;
|
||
|
|
- };
|
||
|
|
+ };
|
||
|
|
pd_hevc@RK3328_PD_HEVC {
|
||
|
|
reg = <RK3328_PD_HEVC>;
|
||
|
|
};
|
||
|
|
pd_video@RK3328_PD_VIDEO {
|
||
|
|
reg = <RK3328_PD_VIDEO>;
|
||
|
|
+ clocks = <&cru ACLK_RKVDEC>,
|
||
|
|
+ <&cru HCLK_RKVDEC>,
|
||
|
|
+ <&cru SCLK_VDEC_CABAC>,
|
||
|
|
+ <&cru SCLK_VDEC_CORE>;
|
||
|
|
};
|
||
|
|
pd_vpu@RK3328_PD_VPU {
|
||
|
|
reg = <RK3328_PD_VPU>;
|
||
|
|
@@ -705,6 +709,7 @@
|
||
|
|
clocks = <&cru ACLK_RKVDEC>, <&cru HCLK_RKVDEC>;
|
||
|
|
clock-names = "aclk", "iface";
|
||
|
|
#iommu-cells = <0>;
|
||
|
|
+ power-domains = <&power RK3328_PD_VIDEO>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
@@ -935,6 +940,8 @@
|
||
|
|
clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
|
||
|
|
fifo-depth = <0x100>;
|
||
|
|
max-frequency = <150000000>;
|
||
|
|
+ resets = <&cru SRST_MMC0>;
|
||
|
|
+ reset-names = "reset";
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
@@ -947,6 +954,8 @@
|
||
|
|
clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
|
||
|
|
fifo-depth = <0x100>;
|
||
|
|
max-frequency = <150000000>;
|
||
|
|
+ resets = <&cru SRST_SDIO>;
|
||
|
|
+ reset-names = "reset";
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
@@ -959,6 +968,8 @@
|
||
|
|
clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
|
||
|
|
fifo-depth = <0x100>;
|
||
|
|
max-frequency = <150000000>;
|
||
|
|
+ resets = <&cru SRST_EMMC>;
|
||
|
|
+ reset-names = "reset";
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
@@ -1056,25 +1067,41 @@
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
+ sdmmc_ext: dwmmc@ff5f0000 {
|
||
|
|
+ compatible = "rockchip,rk3328-dw-mshc", "rockchip,rk3288-dw-mshc";
|
||
|
|
+ reg = <0x0 0xff5f0000 0x0 0x4000>;
|
||
|
|
+ interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
+ clocks = <&cru HCLK_SDMMC_EXT>, <&cru SCLK_SDMMC_EXT>,
|
||
|
|
+ <&cru SCLK_SDMMC_EXT_DRV>, <&cru SCLK_SDMMC_EXT_SAMPLE>;
|
||
|
|
+ clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
|
||
|
|
+ fifo-depth = <0x100>;
|
||
|
|
+ max-frequency = <150000000>;
|
||
|
|
+ resets = <&cru SRST_SDMMCEXT>;
|
||
|
|
+ reset-names = "reset";
|
||
|
|
+ status = "disabled";
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
usbdrd3: usb@ff600000 {
|
||
|
|
compatible = "rockchip,rk3328-dwc3", "rockchip,rk3399-dwc3";
|
||
|
|
- clocks = <&cru SCLK_USB3OTG_REF>, <&cru ACLK_USB3OTG>,
|
||
|
|
- <&cru SCLK_USB3OTG_SUSPEND>;
|
||
|
|
- clock-names = "ref", "bus_early",
|
||
|
|
- "suspend";
|
||
|
|
+ clocks = <&cru SCLK_USB3OTG_REF>, <&cru SCLK_USB3OTG_SUSPEND>,
|
||
|
|
+ <&cru ACLK_USB3OTG>;
|
||
|
|
+ clock-names = "ref_clk", "suspend_clk",
|
||
|
|
+ "bus_clk";
|
||
|
|
+ resets = <&cru SRST_USB3OTG>;
|
||
|
|
+ reset-names = "usb3-otg";
|
||
|
|
#address-cells = <2>;
|
||
|
|
#size-cells = <2>;
|
||
|
|
ranges;
|
||
|
|
- clock-ranges;
|
||
|
|
status = "disabled";
|
||
|
|
|
||
|
|
usbdrd_dwc3: dwc3@ff600000 {
|
||
|
|
compatible = "snps,dwc3";
|
||
|
|
reg = <0x0 0xff600000 0x0 0x100000>;
|
||
|
|
interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
+ clocks = <&cru SCLK_USB3OTG_REF>, <&cru ACLK_USB3OTG>,
|
||
|
|
+ <&cru SCLK_USB3OTG_SUSPEND>;
|
||
|
|
+ clock-names = "ref", "bus_early", "suspend";
|
||
|
|
dr_mode = "otg";
|
||
|
|
- phys = <&u3phy_utmi>, <&u3phy_pipe>;
|
||
|
|
- phy-names = "usb2-phy", "usb3-phy";
|
||
|
|
phy_type = "utmi_wide";
|
||
|
|
snps,dis_enblslpm_quirk;
|
||
|
|
snps,dis-u2-freeclk-exists-quirk;
|
||
|
|
@@ -1082,7 +1109,6 @@
|
||
|
|
snps,dis_u3_susphy_quirk;
|
||
|
|
snps,dis-del-phy-power-chg-quirk;
|
||
|
|
snps,dis-tx-ipgap-linecheck-quirk;
|
||
|
|
- snps,xhci-trb-ent-quirk;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|