79 lines
2.0 KiB
Diff
79 lines
2.0 KiB
Diff
|
diff --git a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
|
||
|
|
index 53cf444ecb04..36222b0e3c69 100644
|
||
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
|
||
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
|
||
|
|
@@ -96,6 +96,37 @@ vcc5v0_usb_host: vcc5v0-usb-host {
|
||
|
|
regulator-max-microvolt = <5000000>;
|
||
|
|
vin-supply = <&vcc5v0_usb>;
|
||
|
|
};
|
||
|
|
+
|
||
|
|
+ pcie30_avdd0v9: pcie30-avdd0v9 {
|
||
|
|
+ compatible = "regulator-fixed";
|
||
|
|
+ regulator-name = "pcie30_avdd0v9";
|
||
|
|
+ regulator-always-on;
|
||
|
|
+ regulator-boot-on;
|
||
|
|
+ regulator-min-microvolt = <900000>;
|
||
|
|
+ regulator-max-microvolt = <900000>;
|
||
|
|
+ vin-supply = <&vcc3v3_sys>;
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
+ pcie30_avdd1v8: pcie30-avdd1v8 {
|
||
|
|
+ compatible = "regulator-fixed";
|
||
|
|
+ regulator-name = "pcie30_avdd1v8";
|
||
|
|
+ regulator-always-on;
|
||
|
|
+ regulator-boot-on;
|
||
|
|
+ regulator-min-microvolt = <1800000>;
|
||
|
|
+ regulator-max-microvolt = <1800000>;
|
||
|
|
+ vin-supply = <&vcc3v3_sys>;
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
+ pcie30_3v3: gpio-regulator {
|
||
|
|
+ compatible = "regulator-gpio";
|
||
|
|
+ regulator-name = "pcie30_3v3";
|
||
|
|
+ regulator-min-microvolt = <100000>;
|
||
|
|
+ regulator-max-microvolt = <3300000>;
|
||
|
|
+ gpios = <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>;
|
||
|
|
+ gpios-states = <0x1>;
|
||
|
|
+ states = <100000 0x0
|
||
|
|
+ 3300000 0x1>;
|
||
|
|
+ };
|
||
|
|
};
|
||
|
|
|
||
|
|
&cpu0 {
|
||
|
|
@@ -114,6 +145,10 @@ &cpu3 {
|
||
|
|
cpu-supply = <&vdd_cpu>;
|
||
|
|
};
|
||
|
|
|
||
|
|
+&combphy2 {
|
||
|
|
+ status = "okay";
|
||
|
|
+};
|
||
|
|
+
|
||
|
|
&gmac1 {
|
||
|
|
assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
|
||
|
|
assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>;
|
||
|
|
@@ -500,3 +535,24 @@ &usb2phy1_otg {
|
||
|
|
phy-supply = <&vcc5v0_usb_host>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
+
|
||
|
|
+&pcie30phy {
|
||
|
|
+ status = "okay";
|
||
|
|
+};
|
||
|
|
+
|
||
|
|
+&pcie3x2 {
|
||
|
|
+ reset-gpios = <&gpio2 RK_PD6 GPIO_ACTIVE_HIGH>;
|
||
|
|
+ vpcie3v3-supply = <&pcie30_3v3>;
|
||
|
|
+ //num-lanes = <2>;
|
||
|
|
+ pinctrl-0 = <&pcie30x2m1_pins>;
|
||
|
|
+ bus-scan-delay-ms = <1000>;
|
||
|
|
+ status = "okay";
|
||
|
|
+};
|
||
|
|
+
|
||
|
|
+&pcie2x1 {
|
||
|
|
+ reset-gpios = <&gpio3 RK_PC1 GPIO_ACTIVE_HIGH>;
|
||
|
|
+ vpcie3v3-supply = <&pcie30_3v3>;
|
||
|
|
+ pinctrl-0 = <&pcie20m1_pins>;
|
||
|
|
+ bus-scan-delay-ms = <1000>;
|
||
|
|
+ status = "okay";
|
||
|
|
+};
|