108 lines
2.6 KiB
Diff
108 lines
2.6 KiB
Diff
|
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
|
||
|
|
index dc785da9c..141fd186b 100644
|
||
|
|
--- a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
|
||
|
|
+++ b/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
|
||
|
|
@@ -374,6 +381,17 @@
|
||
|
|
#dma-cells = <1>;
|
||
|
|
};
|
||
|
|
|
||
|
|
+ gic: interrupt-controller@3021000 {
|
||
|
|
+ compatible = "arm,gic-400";
|
||
|
|
+ reg = <0x03021000 0x1000>,
|
||
|
|
+ <0x03022000 0x2000>,
|
||
|
|
+ <0x03024000 0x2000>,
|
||
|
|
+ <0x03026000 0x2000>;
|
||
|
|
+ interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
|
||
|
|
+ interrupt-controller;
|
||
|
|
+ #interrupt-cells = <3>;
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
sid: efuse@3006000 {
|
||
|
|
compatible = "allwinner,sun50i-h6-sid";
|
||
|
|
reg = <0x03006000 0x400>;
|
||
|
|
@@ -279,6 +305,7 @@
|
||
|
|
interrupt-controller;
|
||
|
|
#interrupt-cells = <3>;
|
||
|
|
|
||
|
|
+ /omit-if-no-ref/
|
||
|
|
ext_rgmii_pins: rgmii-pins {
|
||
|
|
pins = "PD0", "PD1", "PD2", "PD3", "PD4",
|
||
|
|
"PD5", "PD7", "PD8", "PD9", "PD10",
|
||
|
|
@@ -309,6 +354,7 @@
|
||
|
|
bias-pull-up;
|
||
|
|
};
|
||
|
|
|
||
|
|
+ /omit-if-no-ref/
|
||
|
|
mmc2_pins: mmc2-pins {
|
||
|
|
pins = "PC1", "PC4", "PC5", "PC6",
|
||
|
|
"PC7", "PC8", "PC9", "PC10",
|
||
|
|
@@ -511,17 +540,26 @@
|
||
|
|
pins = "PG8", "PG9";
|
||
|
|
function = "uart1";
|
||
|
|
};
|
||
|
|
- };
|
||
|
|
|
||
|
|
- gic: interrupt-controller@3021000 {
|
||
|
|
- compatible = "arm,gic-400";
|
||
|
|
- reg = <0x03021000 0x1000>,
|
||
|
|
- <0x03022000 0x2000>,
|
||
|
|
- <0x03024000 0x2000>,
|
||
|
|
- <0x03026000 0x2000>;
|
||
|
|
- interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
|
||
|
|
- interrupt-controller;
|
||
|
|
- #interrupt-cells = <3>;
|
||
|
|
+ uart2_pins: uart2-pins {
|
||
|
|
+ pins = "PD19", "PD20";
|
||
|
|
+ function = "uart2";
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
+ uart2_rts_cts_pins: uart2-rts-cts-pins {
|
||
|
|
+ pins = "PD21", "PD22";
|
||
|
|
+ function = "uart2";
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
+ uart3_pins: uart3-pins {
|
||
|
|
+ pins = "PD23", "PD24";
|
||
|
|
+ function = "uart3";
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
+ uart3_rts_cts_pins: uart3-rts-cts-pins {
|
||
|
|
+ pins = "PD25", "PD26";
|
||
|
|
+ function = "uart3";
|
||
|
|
+ };
|
||
|
|
};
|
||
|
|
|
||
|
|
mmc0: mmc@4020000 {
|
||
|
|
@@ -963,6 +1033,19 @@
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
+ r_uart: serial@7080000 {
|
||
|
|
+ compatible = "snps,dw-apb-uart";
|
||
|
|
+ reg = <0x07080000 0x400>;
|
||
|
|
+ interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
+ reg-shift = <2>;
|
||
|
|
+ reg-io-width = <4>;
|
||
|
|
+ clocks = <&r_ccu CLK_R_APB2_UART>;
|
||
|
|
+ resets = <&r_ccu RST_R_APB2_UART>;
|
||
|
|
+ pinctrl-names = "default";
|
||
|
|
+ pinctrl-0 = <&r_uart_pins>;
|
||
|
|
+ status = "disabled";
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
rtc: rtc@7000000 {
|
||
|
|
compatible = "allwinner,sun50i-h6-rtc";
|
||
|
|
reg = <0x07000000 0x400>;
|
||
|
|
@@ -1021,6 +1104,11 @@
|
||
|
|
pins = "PL9";
|
||
|
|
function = "s_cir_rx";
|
||
|
|
};
|
||
|
|
+
|
||
|
|
+ r_uart_pins: r-uart-pins {
|
||
|
|
+ pins = "PL2", "PL3";
|
||
|
|
+ function = "s_uart";
|
||
|
|
+ };
|
||
|
|
};
|
||
|
|
|
||
|
|
r_ir: ir@7040000 {
|