73 lines
1.9 KiB
Plaintext
73 lines
1.9 KiB
Plaintext
|
From fa666ec858630bad5d3bf2952c96460302065102 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Icenowy Zheng <icenowy@aosc.io>
|
||
|
|
Date: Sat, 6 May 2017 19:29:44 +0800
|
||
|
|
Subject: [PATCH 002/146] arm64: allwinner: a64: add Mali device node
|
||
|
|
|
||
|
|
Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
|
||
|
|
---
|
||
|
|
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 41 +++++++++++++++++++
|
||
|
|
1 file changed, 41 insertions(+)
|
||
|
|
|
||
|
|
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
|
||
|
|
index d3daf90a8715..0f69f3593975 100644
|
||
|
|
--- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
|
||
|
|
+++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
|
||
|
|
@@ -157,6 +157,20 @@
|
||
|
|
compatible = "linux,spdif-dit";
|
||
|
|
};
|
||
|
|
|
||
|
|
+ reserved-memory {
|
||
|
|
+ #address-cells = <1>;
|
||
|
|
+ #size-cells = <1>;
|
||
|
|
+ ranges;
|
||
|
|
+
|
||
|
|
+ cma: linux,cma {
|
||
|
|
+ compatible = "shared-dma-pool";
|
||
|
|
+ reusable;
|
||
|
|
+ size = <0x4000000>;
|
||
|
|
+ alignment = <0x2000>;
|
||
|
|
+ linux,cma-default;
|
||
|
|
+ };
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
timer {
|
||
|
|
compatible = "arm,armv8-timer";
|
||
|
|
interrupts = <GIC_PPI 13
|
||
|
|
@@ -664,6 +678,33 @@
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
+ mali: gpu@1c40000 {
|
||
|
|
+ compatible = "allwinner,sun50i-a64-mali",
|
||
|
|
+ "allwinner,sun7i-a20-mali", "arm,mali-400";
|
||
|
|
+ reg = <0x01c40000 0x10000>;
|
||
|
|
+ interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
+ <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
+ <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
+ <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
+ <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
+ <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
+ <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
+ interrupt-names = "gp",
|
||
|
|
+ "gpmmu",
|
||
|
|
+ "pp0",
|
||
|
|
+ "ppmmu0",
|
||
|
|
+ "pp1",
|
||
|
|
+ "ppmmu1",
|
||
|
|
+ "pmu";
|
||
|
|
+ clocks = <&ccu CLK_BUS_GPU>, <&ccu CLK_GPU>;
|
||
|
|
+ clock-names = "bus", "core";
|
||
|
|
+ resets = <&ccu RST_BUS_GPU>;
|
||
|
|
+ memory-region = <&cma>;
|
||
|
|
+
|
||
|
|
+ assigned-clocks = <&ccu CLK_GPU>;
|
||
|
|
+ assigned-clock-rates = <384000000>;
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
gic: interrupt-controller@1c81000 {
|
||
|
|
compatible = "arm,gic-400";
|
||
|
|
reg = <0x01c81000 0x1000>,
|
||
|
|
--
|
||
|
|
2.17.1
|
||
|
|
|