40 lines
1.2 KiB
Diff
40 lines
1.2 KiB
Diff
|
From 43a8df88f4734e0c9b972597447a0bf6567af5bb Mon Sep 17 00:00:00 2001
|
||
|
|
From: Shreeya Patel <shreeya.patel@collabora.com>
|
||
|
|
Date: Sun, 4 Jun 2023 17:13:45 +0530
|
||
|
|
Subject: [PATCH 442/469] arm64: dts: rockchip: Add DT node for ADC support in
|
||
|
|
RK3588
|
||
|
|
|
||
|
|
Add DT node for ADC support in RK3588
|
||
|
|
|
||
|
|
Signed-off-by: Shreeya Patel <shreeya.patel@collabora.com>
|
||
|
|
---
|
||
|
|
arch/arm64/boot/dts/rockchip/rk3588s.dtsi | 12 ++++++++++++
|
||
|
|
1 file changed, 12 insertions(+)
|
||
|
|
|
||
|
|
diff --git a/arch/arm64/boot/dts/rockchip/rk3588s.dtsi b/arch/arm64/boot/dts/rockchip/rk3588s.dtsi
|
||
|
|
index b5fdc046d8f7..e1c146f022a2 100644
|
||
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3588s.dtsi
|
||
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3588s.dtsi
|
||
|
|
@@ -2586,6 +2586,18 @@ combphy2_psu: phy@fee20000 {
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
+ saradc: saradc@fec10000 {
|
||
|
|
+ compatible = "rockchip,rk3588-saradc";
|
||
|
|
+ reg = <0x0 0xfec10000 0x0 0x10000>;
|
||
|
|
+ interrupts = <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH 0>;
|
||
|
|
+ #io-channel-cells = <1>;
|
||
|
|
+ clocks = <&cru CLK_SARADC>, <&cru PCLK_SARADC>;
|
||
|
|
+ clock-names = "saradc", "apb_pclk";
|
||
|
|
+ resets = <&cru SRST_P_SARADC>;
|
||
|
|
+ reset-names = "saradc-apb";
|
||
|
|
+ status = "disabled";
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
system_sram2: sram@ff001000 {
|
||
|
|
compatible = "mmio-sram";
|
||
|
|
reg = <0x0 0xff001000 0x0 0xef000>;
|
||
|
|
--
|
||
|
|
2.34.1
|
||
|
|
|