38 lines
1.1 KiB
Diff
38 lines
1.1 KiB
Diff
|
From c37d1b1a4ec6f517ba8a8b70d035979c0a9d4966 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Paolo Sabatino <paolo.sabatino@gmail.com>
|
||
|
|
Date: Thu, 21 Oct 2021 18:04:17 +0000
|
||
|
|
Subject: [PATCH] rk3328: add RGA node
|
||
|
|
|
||
|
|
---
|
||
|
|
arch/arm64/boot/dts/rockchip/rk3328.dtsi | 14 ++++++++++++++
|
||
|
|
1 file changed, 14 insertions(+)
|
||
|
|
|
||
|
|
diff --git a/arch/arm64/boot/dts/rockchip/rk3328.dtsi b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
|
||
|
|
index 162e57936..ecff11781 100644
|
||
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3328.dtsi
|
||
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
|
||
|
|
@@ -829,6 +829,20 @@ vop_mmu: iommu@ff373f00 {
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
+ rga: rga@ff390000 {
|
||
|
|
+ compatible = "rockchip,rk3328-rga", "rockchip,rk3399-rga";
|
||
|
|
+ reg = <0x0 0xff390000 0x0 0x1000>;
|
||
|
|
+ interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
+ clocks = <&cru ACLK_RGA>,
|
||
|
|
+ <&cru HCLK_RGA>,
|
||
|
|
+ <&cru SCLK_RGA>;
|
||
|
|
+ clock-names = "aclk", "hclk", "sclk";
|
||
|
|
+ resets = <&cru SRST_RGA>,
|
||
|
|
+ <&cru SRST_RGA_A>,
|
||
|
|
+ <&cru SRST_RGA_H>;
|
||
|
|
+ reset-names = "core", "axi", "ahb";
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
iep: iep@ff3a0000 {
|
||
|
|
compatible = "rockchip,rk3328-iep", "rockchip,rk3228-iep";
|
||
|
|
reg = <0x0 0xff3a0000 0x0 0x800>;
|
||
|
|
--
|
||
|
|
2.30.2
|
||
|
|
|