78 lines
2.0 KiB
Diff
78 lines
2.0 KiB
Diff
|
From 40b0bfbb95e0ce4049b652367062e074b063c0b8 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Peter Geis <pgwipeout@gmail.com>
|
||
|
|
Date: Wed, 28 Jul 2021 14:00:34 -0400
|
||
|
|
Subject: [PATCH 048/478] arm64: dts: rockchip: add thermal support to Quartz64
|
||
|
|
Model A
|
||
|
|
|
||
|
|
Add the thermal nodes for the Quartz64 Model A.
|
||
|
|
The Model A supports a single speed gpio fan.
|
||
|
|
|
||
|
|
Signed-off-by: Peter Geis <pgwipeout@gmail.com>
|
||
|
|
Link: https://lore.kernel.org/r/20210728180034.717953-9-pgwipeout@gmail.com
|
||
|
|
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
|
||
|
|
---
|
||
|
|
.../boot/dts/rockchip/rk3566-quartz64-a.dts | 33 +++++++++++++++++++
|
||
|
|
1 file changed, 33 insertions(+)
|
||
|
|
|
||
|
|
diff --git a/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts b/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts
|
||
|
|
index b239f314b38a..a244f7b87e38 100644
|
||
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts
|
||
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts
|
||
|
|
@@ -27,6 +27,14 @@ gmac1_clkin: external-gmac1-clock {
|
||
|
|
#clock-cells = <0>;
|
||
|
|
};
|
||
|
|
|
||
|
|
+ fan: gpio_fan {
|
||
|
|
+ compatible = "gpio-fan";
|
||
|
|
+ gpios = <&gpio0 RK_PD5 GPIO_ACTIVE_HIGH>;
|
||
|
|
+ gpio-fan,speed-map = <0 0
|
||
|
|
+ 4500 1>;
|
||
|
|
+ #cooling-cells = <2>;
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
leds {
|
||
|
|
compatible = "gpio-leds";
|
||
|
|
|
||
|
|
@@ -124,6 +132,23 @@ &cpu3 {
|
||
|
|
cpu-supply = <&vdd_cpu>;
|
||
|
|
};
|
||
|
|
|
||
|
|
+&cpu_thermal {
|
||
|
|
+ trips {
|
||
|
|
+ cpu_hot: cpu_hot {
|
||
|
|
+ temperature = <55000>;
|
||
|
|
+ hysteresis = <2000>;
|
||
|
|
+ type = "active";
|
||
|
|
+ };
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
+ cooling-maps {
|
||
|
|
+ map1 {
|
||
|
|
+ trip = <&cpu_hot>;
|
||
|
|
+ cooling-device = <&fan THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
|
||
|
|
+ };
|
||
|
|
+ };
|
||
|
|
+};
|
||
|
|
+
|
||
|
|
&gmac1 {
|
||
|
|
assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru SCLK_GMAC1>;
|
||
|
|
assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru SCLK_GMAC1>, <&gmac1_clkin>;
|
||
|
|
@@ -433,6 +458,14 @@ &sdmmc0 {
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
+&tsadc {
|
||
|
|
+ /* tshut mode 0:CRU 1:GPIO */
|
||
|
|
+ rockchip,hw-tshut-mode = <1>;
|
||
|
|
+ /* tshut polarity 0:LOW 1:HIGH */
|
||
|
|
+ rockchip,hw-tshut-polarity = <0>;
|
||
|
|
+ status = "okay";
|
||
|
|
+};
|
||
|
|
+
|
||
|
|
&uart0 {
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&uart0_xfer>;
|
||
|
|
--
|
||
|
|
2.35.3
|
||
|
|
|