43 lines
1.1 KiB
Diff
43 lines
1.1 KiB
Diff
|
From 2160444f94f19e5d209b8738b7d9c8d5c9c20000 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Peter Geis <pgwipeout@gmail.com>
|
||
|
|
Date: Tue, 14 Sep 2021 14:47:31 -0400
|
||
|
|
Subject: [PATCH 103/478] arm64: dts: rockchip: enable sfc controller on
|
||
|
|
Quartz64 Model A
|
||
|
|
|
||
|
|
Enable the sfc controller on the Quartz64 Model A. This is not populated
|
||
|
|
by default on the board.
|
||
|
|
|
||
|
|
Signed-off-by: Peter Geis <pgwipeout@gmail.com>
|
||
|
|
---
|
||
|
|
arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts | 14 ++++++++++++++
|
||
|
|
1 file changed, 14 insertions(+)
|
||
|
|
|
||
|
|
diff --git a/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts b/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts
|
||
|
|
index a3e033b95911..ab77eb4e415e 100644
|
||
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts
|
||
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts
|
||
|
|
@@ -657,6 +657,20 @@ &sdmmc1 {
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
+&sfc {
|
||
|
|
+ #address-cells = <1>;
|
||
|
|
+ #size-cells = <0>;
|
||
|
|
+ status = "disabled";
|
||
|
|
+
|
||
|
|
+ flash@0 {
|
||
|
|
+ compatible = "jedec,spi-nor";
|
||
|
|
+ reg = <0>;
|
||
|
|
+ spi-max-frequency = <108000000>;
|
||
|
|
+ spi-rx-bus-width = <4>;
|
||
|
|
+ spi-tx-bus-width = <1>;
|
||
|
|
+ };
|
||
|
|
+};
|
||
|
|
+
|
||
|
|
&tsadc {
|
||
|
|
/* tshut mode 0:CRU 1:GPIO */
|
||
|
|
rockchip,hw-tshut-mode = <1>;
|
||
|
|
--
|
||
|
|
2.35.3
|
||
|
|
|