611 lines
14 KiB
Diff
611 lines
14 KiB
Diff
|
From c697fff6d002b50d264dc9d1b3c2731cf991e854 Mon Sep 17 00:00:00 2001
|
||
|
From: The-going <48602507+The-going@users.noreply.github.com>
|
||
|
Date: Sat, 16 Apr 2022 11:51:35 +0300
|
||
|
Subject: [PATCH 146/153] add initial support for orangepi3-lts
|
||
|
|
||
|
---
|
||
|
arch/arm64/boot/dts/allwinner/Makefile | 1 +
|
||
|
.../allwinner/sun50i-h6-orangepi-3-lts.dts | 398 ++++++++++++++++++
|
||
|
arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi | 101 ++++-
|
||
|
3 files changed, 487 insertions(+), 13 deletions(-)
|
||
|
create mode 100644 arch/arm64/boot/dts/allwinner/sun50i-h6-orangepi-3-lts.dts
|
||
|
|
||
|
diff --git a/arch/arm64/boot/dts/allwinner/Makefile b/arch/arm64/boot/dts/allwinner/Makefile
|
||
|
index ea455f120..92a30f72f 100644
|
||
|
--- a/arch/arm64/boot/dts/allwinner/Makefile
|
||
|
+++ b/arch/arm64/boot/dts/allwinner/Makefile
|
||
|
@@ -42,6 +42,7 @@ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-orangepi-zero-plus.dtb
|
||
|
dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-orangepi-zero-plus2.dtb
|
||
|
dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h6-beelink-gs1.dtb
|
||
|
dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h6-orangepi-3.dtb
|
||
|
+dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h6-orangepi-3-lts.dtb
|
||
|
dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h6-orangepi-lite2.dtb
|
||
|
dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h6-orangepi-one-plus.dtb
|
||
|
dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h6-pine-h64.dtb
|
||
|
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h6-orangepi-3-lts.dts b/arch/arm64/boot/dts/allwinner/sun50i-h6-orangepi-3-lts.dts
|
||
|
new file mode 100644
|
||
|
index 000000000..cc5a73026
|
||
|
--- /dev/null
|
||
|
+++ b/arch/arm64/boot/dts/allwinner/sun50i-h6-orangepi-3-lts.dts
|
||
|
@@ -0,0 +1,398 @@
|
||
|
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
||
|
+// Copyright (C) 2019 Ondřej Jirman <megous@megous.com>
|
||
|
+
|
||
|
+/dts-v1/;
|
||
|
+
|
||
|
+#include "sun50i-h6.dtsi"
|
||
|
+#include "sun50i-h6-cpu-opp.dtsi"
|
||
|
+
|
||
|
+#include <dt-bindings/gpio/gpio.h>
|
||
|
+
|
||
|
+/ {
|
||
|
+ model = "OrangePi 3 LTS";
|
||
|
+ compatible = "xunlong,orangepi-3-lts", "allwinner,sun50i-h6";
|
||
|
+
|
||
|
+ aliases {
|
||
|
+ serial0 = &uart0;
|
||
|
+ serial1 = &uart1;
|
||
|
+ serial9 = &r_uart;
|
||
|
+ ethernet0 = &emac;
|
||
|
+ };
|
||
|
+
|
||
|
+ chosen {
|
||
|
+ stdout-path = "serial0:115200n8";
|
||
|
+ };
|
||
|
+
|
||
|
+ connector {
|
||
|
+ compatible = "hdmi-connector";
|
||
|
+ ddc-en-gpios = <&pio 7 2 GPIO_ACTIVE_HIGH>; /* PH2 */
|
||
|
+ type = "a";
|
||
|
+
|
||
|
+ port {
|
||
|
+ hdmi_con_in: endpoint {
|
||
|
+ remote-endpoint = <&hdmi_out_con>;
|
||
|
+ };
|
||
|
+ };
|
||
|
+ };
|
||
|
+
|
||
|
+ ext_osc32k: ext_osc32k_clk {
|
||
|
+ #clock-cells = <0>;
|
||
|
+ compatible = "fixed-clock";
|
||
|
+ clock-frequency = <32768>;
|
||
|
+ clock-output-names = "ext_osc32k";
|
||
|
+ };
|
||
|
+
|
||
|
+ leds {
|
||
|
+ compatible = "gpio-leds";
|
||
|
+
|
||
|
+ status {
|
||
|
+ label = "green-led";
|
||
|
+ gpios = <&r_pio 0 7 GPIO_ACTIVE_HIGH>; /* PL7 */
|
||
|
+ default-state = "on";
|
||
|
+ };
|
||
|
+
|
||
|
+ power {
|
||
|
+ label = "red-led";
|
||
|
+ gpios = <&r_pio 0 4 GPIO_ACTIVE_HIGH>; /* PL4 */
|
||
|
+ };
|
||
|
+ };
|
||
|
+
|
||
|
+ reg_vcc5v: vcc5v {
|
||
|
+ /* board wide 5V supply directly from the DC jack */
|
||
|
+ compatible = "regulator-fixed";
|
||
|
+ regulator-name = "vcc-5v";
|
||
|
+ regulator-min-microvolt = <5000000>;
|
||
|
+ regulator-max-microvolt = <5000000>;
|
||
|
+ regulator-always-on;
|
||
|
+ };
|
||
|
+
|
||
|
+ reg_gmac_3v3: gmac-3v3 {
|
||
|
+ compatible = "regulator-fixed";
|
||
|
+ regulator-name = "vcc-gmac-3v3";
|
||
|
+ regulator-min-microvolt = <3300000>;
|
||
|
+ regulator-max-microvolt = <3300000>;
|
||
|
+ startup-delay-us = <100000>;
|
||
|
+ gpio = <&pio 3 6 GPIO_ACTIVE_HIGH>;
|
||
|
+ enable-active-high;
|
||
|
+ };
|
||
|
+
|
||
|
+ reg_vcc33_wifi: vcc33-wifi {
|
||
|
+ /* Always on 3.3V regulator for WiFi and BT */
|
||
|
+ compatible = "regulator-fixed";
|
||
|
+ regulator-name = "vcc33-wifi";
|
||
|
+ regulator-min-microvolt = <3300000>;
|
||
|
+ regulator-max-microvolt = <3300000>;
|
||
|
+ enable-active-high;
|
||
|
+ gpio = <&pio 7 7 GPIO_ACTIVE_HIGH>; /* PH7 */
|
||
|
+ };
|
||
|
+
|
||
|
+ reg_vcc_wifi_io: vcc-wifi-io {
|
||
|
+ /* Always on 1.8V/300mA regulator for WiFi and BT IO */
|
||
|
+ compatible = "regulator-fixed";
|
||
|
+ regulator-name = "vcc-wifi-io";
|
||
|
+ regulator-min-microvolt = <1800000>;
|
||
|
+ regulator-max-microvolt = <1800000>;
|
||
|
+ regulator-always-on;
|
||
|
+ vin-supply = <®_vcc33_wifi>;
|
||
|
+ };
|
||
|
+
|
||
|
+ wifi_pwrseq: wifi-pwrseq {
|
||
|
+ compatible = "mmc-pwrseq-simple";
|
||
|
+ clocks = <&rtc 1>;
|
||
|
+ clock-names = "ext_clock";
|
||
|
+ reset-gpios = <&r_pio 1 3 GPIO_ACTIVE_LOW>; /* PM3 */
|
||
|
+ post-power-on-delay-ms = <200>;
|
||
|
+ };
|
||
|
+};
|
||
|
+
|
||
|
+&cpu0 {
|
||
|
+ cpu-supply = <®_dcdca>;
|
||
|
+};
|
||
|
+
|
||
|
+&de {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&dwc3 {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&ehci0 {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&ehci3 {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&gpu {
|
||
|
+ mali-supply = <®_dcdcc>;
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&hdmi {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&hdmi_out {
|
||
|
+ hdmi_out_con: endpoint {
|
||
|
+ remote-endpoint = <&hdmi_con_in>;
|
||
|
+ };
|
||
|
+};
|
||
|
+
|
||
|
+&emac {
|
||
|
+ pinctrl-names = "default";
|
||
|
+ pinctrl-0 = <&ext_rgmii_pins>;
|
||
|
+ phy-mode = "rgmii-id";
|
||
|
+ phy-handle = <&ext_rgmii_phy>;
|
||
|
+ phy-supply = <®_gmac_3v3>;
|
||
|
+ allwinner,rx-delay-ps = <200>;
|
||
|
+ allwinner,tx-delay-ps = <300>;
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&mdio {
|
||
|
+ ext_rgmii_phy: ethernet-phy@1 {
|
||
|
+ compatible = "ethernet-phy-ieee802.3-c22";
|
||
|
+ reg = <1>;
|
||
|
+
|
||
|
+ reset-gpios = <&pio 3 14 GPIO_ACTIVE_LOW>; /* PD14 */
|
||
|
+ reset-assert-us = <15000>;
|
||
|
+ reset-deassert-us = <40000>;
|
||
|
+ };
|
||
|
+};
|
||
|
+
|
||
|
+&i2s1 {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&mmc0 {
|
||
|
+ vmmc-supply = <®_cldo1>;
|
||
|
+ cd-gpios = <&pio 5 6 GPIO_ACTIVE_LOW>; /* PF6 */
|
||
|
+ bus-width = <4>;
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&mmc1 {
|
||
|
+ vmmc-supply = <®_vcc33_wifi>;
|
||
|
+ vqmmc-supply = <®_vcc_wifi_io>;
|
||
|
+ mmc-pwrseq = <&wifi_pwrseq>;
|
||
|
+ bus-width = <4>;
|
||
|
+ non-removable;
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&mmc2 {
|
||
|
+ pinctrl-names = "default";
|
||
|
+ pinctrl-0 = <&mmc2_pins>;
|
||
|
+ vmmc-supply = <®_cldo1>;
|
||
|
+ vqmmc-supply = <®_bldo2>;
|
||
|
+ bus-width = <8>;
|
||
|
+ non-removable;
|
||
|
+ cap-mmc-hw-reset;
|
||
|
+ mmc-hs200-1_8v;
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&ohci0 {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&ohci3 {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&pio {
|
||
|
+ vcc-pc-supply = <®_bldo2>;
|
||
|
+ vcc-pd-supply = <®_cldo1>;
|
||
|
+ vcc-pg-supply = <®_vcc_wifi_io>;
|
||
|
+};
|
||
|
+
|
||
|
+&r_rsb {
|
||
|
+ status = "okay";
|
||
|
+
|
||
|
+ axp805: pmic@745 {
|
||
|
+ compatible = "x-powers,axp805", "x-powers,axp806";
|
||
|
+ reg = <0x745>;
|
||
|
+ interrupt-parent = <&r_intc>;
|
||
|
+ interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_LOW>;
|
||
|
+ interrupt-controller;
|
||
|
+ #interrupt-cells = <1>;
|
||
|
+ x-powers,self-working-mode;
|
||
|
+ vina-supply = <®_vcc5v>;
|
||
|
+ vinb-supply = <®_vcc5v>;
|
||
|
+ vinc-supply = <®_vcc5v>;
|
||
|
+ vind-supply = <®_vcc5v>;
|
||
|
+ vine-supply = <®_vcc5v>;
|
||
|
+ aldoin-supply = <®_vcc5v>;
|
||
|
+ bldoin-supply = <®_vcc5v>;
|
||
|
+ cldoin-supply = <®_vcc5v>;
|
||
|
+
|
||
|
+ regulators {
|
||
|
+ reg_aldo1: aldo1 {
|
||
|
+ regulator-always-on;
|
||
|
+ regulator-min-microvolt = <3300000>;
|
||
|
+ regulator-max-microvolt = <3300000>;
|
||
|
+ regulator-name = "vcc-pl-led-ir";
|
||
|
+ };
|
||
|
+
|
||
|
+ reg_aldo2: aldo2 {
|
||
|
+ regulator-always-on;
|
||
|
+ regulator-min-microvolt = <3300000>;
|
||
|
+ regulator-max-microvolt = <3300000>;
|
||
|
+ regulator-name = "vcc33-audio-tv-ephy-mac";
|
||
|
+ regulator-enable-ramp-delay = <100000>;
|
||
|
+ };
|
||
|
+
|
||
|
+ /* ALDO3 is shorted to CLDO1 */
|
||
|
+ reg_aldo3: aldo3 {
|
||
|
+ regulator-always-on;
|
||
|
+ regulator-min-microvolt = <3300000>;
|
||
|
+ regulator-max-microvolt = <3300000>;
|
||
|
+ regulator-name = "vcc33-io-pd-emmc-sd-usb-uart-1";
|
||
|
+ };
|
||
|
+
|
||
|
+ reg_bldo1: bldo1 {
|
||
|
+ regulator-always-on;
|
||
|
+ regulator-min-microvolt = <1800000>;
|
||
|
+ regulator-max-microvolt = <1800000>;
|
||
|
+ regulator-name = "vcc18-dram-bias-pll";
|
||
|
+ };
|
||
|
+
|
||
|
+ reg_bldo2: bldo2 {
|
||
|
+ regulator-always-on;
|
||
|
+ regulator-min-microvolt = <1800000>;
|
||
|
+ regulator-max-microvolt = <1800000>;
|
||
|
+ regulator-name = "vcc-efuse-pcie-hdmi-pc";
|
||
|
+ };
|
||
|
+
|
||
|
+ reg_blod3: bldo3 {
|
||
|
+ regulator-always-on;
|
||
|
+ regulator-min-microvolt = <1800000>;
|
||
|
+ regulator-max-microvolt = <1800000>;
|
||
|
+ regulator-name = "vcc-wifi-io-pm-pg";
|
||
|
+ };
|
||
|
+
|
||
|
+ bldo4 {
|
||
|
+ /* unused */
|
||
|
+ };
|
||
|
+
|
||
|
+ reg_cldo1: cldo1 {
|
||
|
+ regulator-always-on;
|
||
|
+ regulator-min-microvolt = <3300000>;
|
||
|
+ regulator-max-microvolt = <3300000>;
|
||
|
+ regulator-name = "vcc33-io-pd-emmc-sd-usb-uart-2";
|
||
|
+ };
|
||
|
+
|
||
|
+ cldo2 {
|
||
|
+ /* unused */
|
||
|
+ };
|
||
|
+
|
||
|
+ cldo3 {
|
||
|
+ /* unused */
|
||
|
+ };
|
||
|
+
|
||
|
+ reg_dcdca: dcdca {
|
||
|
+ regulator-always-on;
|
||
|
+ regulator-min-microvolt = <800000>;
|
||
|
+ regulator-max-microvolt = <1160000>;
|
||
|
+ regulator-ramp-delay = <2500>;
|
||
|
+ regulator-name = "vdd-cpu";
|
||
|
+ };
|
||
|
+
|
||
|
+ reg_dcdcc: dcdcc {
|
||
|
+ regulator-enable-ramp-delay = <32000>;
|
||
|
+ regulator-min-microvolt = <810000>;
|
||
|
+ regulator-max-microvolt = <1080000>;
|
||
|
+ regulator-ramp-delay = <2500>;
|
||
|
+ regulator-name = "vdd-gpu";
|
||
|
+ };
|
||
|
+
|
||
|
+ reg_dcdcd: dcdcd {
|
||
|
+ regulator-always-on;
|
||
|
+ regulator-min-microvolt = <960000>;
|
||
|
+ regulator-max-microvolt = <960000>;
|
||
|
+ regulator-name = "vdd-sys";
|
||
|
+ };
|
||
|
+
|
||
|
+ reg_dcdce: dcdce {
|
||
|
+ regulator-always-on;
|
||
|
+ regulator-min-microvolt = <1200000>;
|
||
|
+ regulator-max-microvolt = <1200000>;
|
||
|
+ regulator-name = "vcc-dram";
|
||
|
+ };
|
||
|
+
|
||
|
+ sw {
|
||
|
+ /* unused */
|
||
|
+ };
|
||
|
+ };
|
||
|
+ };
|
||
|
+};
|
||
|
+
|
||
|
+&pwm {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&ac200_pwm_clk {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&i2s3 {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&i2c3 {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&r_ir {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&rtc {
|
||
|
+ clocks = <&ext_osc32k>;
|
||
|
+};
|
||
|
+
|
||
|
+&sound_hdmi {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&sound_ac200 {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+/delete-node/ &spi0;
|
||
|
+
|
||
|
+&uart0 {
|
||
|
+ pinctrl-names = "default";
|
||
|
+ pinctrl-0 = <&uart0_ph_pins>;
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&uart1 {
|
||
|
+ pinctrl-names = "default";
|
||
|
+ pinctrl-0 = <&uart1_pins>, <&uart1_rts_cts_pins>;
|
||
|
+ uart-has-rtscts;
|
||
|
+ status = "disabled";
|
||
|
+};
|
||
|
+
|
||
|
+&usb2otg {
|
||
|
+ /*
|
||
|
+ * This board doesn't have a controllable VBUS even though it
|
||
|
+ * does have an ID pin. Using it as anything but a USB host is
|
||
|
+ * unsafe.
|
||
|
+ */
|
||
|
+ dr_mode = "host";
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&usb2phy {
|
||
|
+ usb0_id_det-gpios = <&pio 2 15 GPIO_ACTIVE_HIGH>; /* PC15 */
|
||
|
+ usb0_vbus-supply = <®_vcc5v>;
|
||
|
+ usb3_vbus-supply = <®_vcc5v>;
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&usb3phy {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
|
||
|
index e6fd95b6f..ed54c2c11 100644
|
||
|
--- a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
|
||
|
+++ b/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
|
||
|
@@ -92,6 +92,13 @@ osc24M: osc24M_clk {
|
||
|
clock-output-names = "osc24M";
|
||
|
};
|
||
|
|
||
|
+ ext_osc32k: ext_osc32k_clk {
|
||
|
+ #clock-cells = <0>;
|
||
|
+ compatible = "fixed-clock";
|
||
|
+ clock-frequency = <32768>;
|
||
|
+ clock-output-names = "ext_osc32k";
|
||
|
+ };
|
||
|
+
|
||
|
pmu {
|
||
|
compatible = "arm,cortex-a53-pmu";
|
||
|
interrupts = <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
@@ -127,6 +134,28 @@ cpu {
|
||
|
};
|
||
|
};
|
||
|
|
||
|
+ sound_ac200: sound_ac200 {
|
||
|
+ status = "disabled";
|
||
|
+ compatible = "simple-audio-card";
|
||
|
+ simple-audio-card,format = "i2s";
|
||
|
+ simple-audio-card,frame-master = <&i2s3_master>;
|
||
|
+ simple-audio-card,bitclock-master = <&i2s3_master>;
|
||
|
+ simple-audio-card,name = "allwinner,ac200-codec";
|
||
|
+ simple-audio-card,mclk-fs = <512>;
|
||
|
+ i2s3_master: simple-audio-card,cpu {
|
||
|
+ sound-dai = <&i2s3>;
|
||
|
+ system-clock-frequency = <22579200>;
|
||
|
+ dai-tdm-slot-num = <2>;
|
||
|
+ dai-tdm-slot-width = <32>;
|
||
|
+ };
|
||
|
+ simple-audio-card,codec {
|
||
|
+ sound-dai = <&ac200_codec>;
|
||
|
+ system-clock-frequency = <22579200>;
|
||
|
+ dai-tdm-slot-num = <2>;
|
||
|
+ dai-tdm-slot-width = <32>;
|
||
|
+ };
|
||
|
+ };
|
||
|
+
|
||
|
timer {
|
||
|
compatible = "arm,armv8-timer";
|
||
|
arm,no-tick-in-suspend;
|
||
|
@@ -383,7 +412,6 @@ pwm: pwm@300a000 {
|
||
|
pio: pinctrl@300b000 {
|
||
|
compatible = "allwinner,sun50i-h6-pinctrl";
|
||
|
reg = <0x0300b000 0x400>;
|
||
|
- interrupt-parent = <&r_intc>;
|
||
|
interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
<GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
<GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
@@ -533,6 +561,11 @@ uart3_rts_cts_pins: uart3-rts-cts-pins {
|
||
|
pins = "PD25", "PD26";
|
||
|
function = "uart3";
|
||
|
};
|
||
|
+
|
||
|
+ i2s3_pins: i2s3-pins {
|
||
|
+ pins = "PB12", "PB13", "PB14", "PB15", "PB16";
|
||
|
+ function = "i2s3";
|
||
|
+ };
|
||
|
};
|
||
|
|
||
|
iommu: iommu@30f0000 {
|
||
|
@@ -731,6 +764,7 @@ i2c3: i2c@5002c00 {
|
||
|
ac200: mfd@10 {
|
||
|
compatible = "x-powers,ac200";
|
||
|
reg = <0x10>;
|
||
|
+ clocks = <&ac200_pwm_clk>;
|
||
|
interrupt-parent = <&pio>;
|
||
|
interrupts = <1 20 IRQ_TYPE_LEVEL_LOW>;
|
||
|
interrupt-controller;
|
||
|
@@ -738,11 +772,16 @@ ac200: mfd@10 {
|
||
|
|
||
|
ac200_ephy: phy {
|
||
|
compatible = "x-powers,ac200-ephy";
|
||
|
- clocks = <&ac200_pwm_clk>;
|
||
|
nvmem-cells = <&ephy_calibration>;
|
||
|
nvmem-cell-names = "calibration";
|
||
|
status = "disabled";
|
||
|
};
|
||
|
+
|
||
|
+ ac200_codec: codec {
|
||
|
+ #sound-dai-cells = <0>;
|
||
|
+ compatible = "x-powers,ac200-codec";
|
||
|
+ status = "okay";
|
||
|
+ };
|
||
|
};
|
||
|
};
|
||
|
|
||
|
@@ -779,6 +818,21 @@ i2s1: i2s@5091000 {
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
+ i2s3: i2s@508f000 {
|
||
|
+ #sound-dai-cells = <0>;
|
||
|
+ compatible = "allwinner,sun50i-h6-i2s";
|
||
|
+ reg = <0x0508f000 0x1000>;
|
||
|
+ interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
+ clocks = <&ccu CLK_BUS_I2S3>, <&ccu CLK_I2S3>;
|
||
|
+ clock-names = "apb", "mod";
|
||
|
+ dmas = <&dma 6>, <&dma 6>;
|
||
|
+ resets = <&ccu RST_BUS_I2S3>;
|
||
|
+ dma-names = "rx", "tx";
|
||
|
+ pinctrl-names = "default";
|
||
|
+ pinctrl-0 = <&i2s3_pins>;
|
||
|
+ status = "disabled";
|
||
|
+ };
|
||
|
+
|
||
|
spdif: spdif@5093000 {
|
||
|
#sound-dai-cells = <0>;
|
||
|
compatible = "allwinner,sun50i-h6-spdif";
|
||
|
@@ -1074,6 +1128,7 @@ rtc: rtc@7000000 {
|
||
|
interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
<GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
clock-output-names = "osc32k", "osc32k-out", "iosc";
|
||
|
+ clocks = <&ext_osc32k>;
|
||
|
#clock-cells = <1>;
|
||
|
};
|
||
|
|
||
|
@@ -1140,17 +1195,18 @@ r_uart_pins: r-uart-pins {
|
||
|
};
|
||
|
|
||
|
r_ir: ir@7040000 {
|
||
|
- compatible = "allwinner,sun50i-h6-ir",
|
||
|
- "allwinner,sun6i-a31-ir";
|
||
|
- reg = <0x07040000 0x400>;
|
||
|
- interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
- clocks = <&r_ccu CLK_R_APB1_IR>,
|
||
|
- <&r_ccu CLK_IR>;
|
||
|
- clock-names = "apb", "ir";
|
||
|
- resets = <&r_ccu RST_R_APB1_IR>;
|
||
|
- pinctrl-names = "default";
|
||
|
- pinctrl-0 = <&r_ir_rx_pin>;
|
||
|
- status = "disabled";
|
||
|
+ compatible = "allwinner,sun50i-h6-ir",
|
||
|
+ "allwinner,sun6i-a31-ir";
|
||
|
+ reg = <0x07040000 0x400>;
|
||
|
+ interrupt-parent = <&r_intc>;
|
||
|
+ interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
+ clocks = <&r_ccu CLK_R_APB1_IR>,
|
||
|
+ <&r_ccu CLK_IR>;
|
||
|
+ clock-names = "apb", "ir";
|
||
|
+ resets = <&r_ccu RST_R_APB1_IR>;
|
||
|
+ pinctrl-names = "default";
|
||
|
+ pinctrl-0 = <&r_ir_rx_pin>;
|
||
|
+ status = "disabled";
|
||
|
};
|
||
|
|
||
|
r_i2c: i2c@7081400 {
|
||
|
@@ -1192,6 +1248,25 @@ ths: thermal-sensor@5070400 {
|
||
|
nvmem-cell-names = "calibration";
|
||
|
#thermal-sensor-cells = <1>;
|
||
|
};
|
||
|
+
|
||
|
+ sunxi-info {
|
||
|
+ compatible = "allwinner,sun50i-h6-sys-info";
|
||
|
+ status = "okay";
|
||
|
+ };
|
||
|
+
|
||
|
+ addr_mgt: addr-mgt {
|
||
|
+ compatible = "allwinner,sunxi-addr_mgt";
|
||
|
+ type_addr_wifi = <0x2>;
|
||
|
+ type_addr_bt = <0x2>;
|
||
|
+ type_addr_eth = <0x2>;
|
||
|
+ status = "okay";
|
||
|
+ };
|
||
|
+
|
||
|
+ dump_reg: dump_reg@20000 {
|
||
|
+ compatible = "allwinner,sunxi-dump-reg";
|
||
|
+ reg = <0x0 0x03001000 0x0 0x0f20>;
|
||
|
+ status = "okay";
|
||
|
+ };
|
||
|
};
|
||
|
|
||
|
thermal-zones {
|
||
|
--
|
||
|
2.35.3
|
||
|
|