81 lines
2.0 KiB
Diff
81 lines
2.0 KiB
Diff
|
From 0fd48415d94e247abbd9cc0854af6ae38afcd667 Mon Sep 17 00:00:00 2001
|
||
|
|
From: The-going <48602507+The-going@users.noreply.github.com>
|
||
|
|
Date: Mon, 24 Jan 2022 15:34:01 +0300
|
||
|
|
Subject: [PATCH 060/153] arm:dts: h3-nanopi-neo Add regulator, leds, mmc2
|
||
|
|
|
||
|
|
---
|
||
|
|
arch/arm/boot/dts/allwinner/sun8i-h3-nanopi-neo.dts | 57 +++++++++++++++++++++++
|
||
|
|
1 file changed, 57 insertions(+)
|
||
|
|
|
||
|
|
diff --git a/arch/arm/boot/dts/allwinner/sun8i-h3-nanopi-neo.dts b/arch/arm/boot/dts/allwinner/sun8i-h3-nanopi-neo.dts
|
||
|
|
index df71fab3c..032849663 100644
|
||
|
|
--- a/arch/arm/boot/dts/allwinner/sun8i-h3-nanopi-neo.dts
|
||
|
|
+++ b/arch/arm/boot/dts/allwinner/sun8i-h3-nanopi-neo.dts
|
||
|
|
@@ -49,6 +49,63 @@ / {
|
||
|
|
aliases {
|
||
|
|
ethernet0 = &emac;
|
||
|
|
};
|
||
|
|
+
|
||
|
|
+ /* Warning: sunxi-5.18:
|
||
|
|
+ * The leds node is present in the sun8i-h3-nanopi.dtsi file
|
||
|
|
+ * You will have to fix this situation yourself
|
||
|
|
+ */
|
||
|
|
+ leds {
|
||
|
|
+ compatible = "gpio-leds";
|
||
|
|
+
|
||
|
|
+ pwr {
|
||
|
|
+ label = "nanopi:red:pwr";
|
||
|
|
+ gpios = <&r_pio 0 10 GPIO_ACTIVE_HIGH>; /* PL10 */
|
||
|
|
+ linux,default-trigger = "default-on";
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
+ status {
|
||
|
|
+ label = "nanopi:green:status";
|
||
|
|
+ gpios = <&pio 0 10 GPIO_ACTIVE_HIGH>; /* PA10 */
|
||
|
|
+ linux,default-trigger = "heartbeat";
|
||
|
|
+ };
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
+ vdd_cpux: gpio-regulator {
|
||
|
|
+ compatible = "regulator-gpio";
|
||
|
|
+ pinctrl-names = "default";
|
||
|
|
+ regulator-name = "vdd-cpux";
|
||
|
|
+ regulator-type = "voltage";
|
||
|
|
+ regulator-boot-on;
|
||
|
|
+ regulator-always-on;
|
||
|
|
+ regulator-min-microvolt = <1100000>;
|
||
|
|
+ regulator-max-microvolt = <1300000>;
|
||
|
|
+ regulator-ramp-delay = <50>; /* 4ms */
|
||
|
|
+ gpios = <&r_pio 0 6 GPIO_ACTIVE_HIGH>; /* PL6 */
|
||
|
|
+ gpios-states = <0x1>;
|
||
|
|
+ states = <1100000 0x0
|
||
|
|
+ 1300000 0x1>;
|
||
|
|
+ };
|
||
|
|
+};
|
||
|
|
+
|
||
|
|
+&cpu0 {
|
||
|
|
+ cpu-supply = <&vdd_cpux>;
|
||
|
|
+};
|
||
|
|
+
|
||
|
|
+&mmc2 {
|
||
|
|
+ pinctrl-names = "default";
|
||
|
|
+ pinctrl-0 = <&mmc2_8bit_pins>;
|
||
|
|
+ vmmc-supply = <®_vcc3v3>;
|
||
|
|
+ bus-width = <8>;
|
||
|
|
+ non-removable;
|
||
|
|
+ cap-mmc-hw-reset;
|
||
|
|
+ status = "okay";
|
||
|
|
+};
|
||
|
|
+
|
||
|
|
+&mmc2_8bit_pins {
|
||
|
|
+ /* Increase drive strength for DDR modes */
|
||
|
|
+ drive-strength = <40>;
|
||
|
|
+ /* eMMC is missing pull-ups */
|
||
|
|
+ bias-pull-up;
|
||
|
|
};
|
||
|
|
|
||
|
|
&ehci0 {
|
||
|
|
--
|
||
|
|
2.35.3
|
||
|
|
|