39 lines
1.1 KiB
Diff
39 lines
1.1 KiB
Diff
|
From 7d3ba671636d147606cd5557f24f2f99f786eb48 Mon Sep 17 00:00:00 2001
|
||
|
From: Ondrej Jirman <megi@xff.cz>
|
||
|
Date: Sun, 4 Sep 2022 23:02:57 +0200
|
||
|
Subject: [PATCH 282/464] arm64: dts: rk3399-pinephone-pro: Add SPI flash
|
||
|
|
||
|
According to the schematic the SPI nor flash is GD25LQ128EQIGR. This is
|
||
|
the storage used by the maskrom for the early boot process.
|
||
|
|
||
|
Signed-off-by: Martijn Braam <martijn@brixit.nl>
|
||
|
Signed-off-by: Ondrej Jirman <megi@xff.cz>
|
||
|
---
|
||
|
arch/arm64/boot/dts/rockchip/rk3399-pinephone-pro.dts | 10 ++++++++++
|
||
|
1 file changed, 10 insertions(+)
|
||
|
|
||
|
diff --git a/arch/arm64/boot/dts/rockchip/rk3399-pinephone-pro.dts b/arch/arm64/boot/dts/rockchip/rk3399-pinephone-pro.dts
|
||
|
index 1ee506c3f09f..23088d85075d 100644
|
||
|
--- a/arch/arm64/boot/dts/rockchip/rk3399-pinephone-pro.dts
|
||
|
+++ b/arch/arm64/boot/dts/rockchip/rk3399-pinephone-pro.dts
|
||
|
@@ -610,6 +610,16 @@ &sdhci {
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
+&spi1 {
|
||
|
+ status = "okay";
|
||
|
+
|
||
|
+ flash@0 {
|
||
|
+ compatible = "jedec,spi-nor";
|
||
|
+ reg = <0>;
|
||
|
+ spi-max-frequency = <10000000>;
|
||
|
+ };
|
||
|
+};
|
||
|
+
|
||
|
&tsadc {
|
||
|
rockchip,hw-tshut-mode = <1>;
|
||
|
rockchip,hw-tshut-polarity = <1>;
|
||
|
--
|
||
|
2.34.1
|
||
|
|