626 lines
13 KiB
Diff
626 lines
13 KiB
Diff
From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
|
|
From: Christian Hewitt <christianshewitt@gmail.com>
|
|
Date: Sat, 15 Jan 2022 06:17:23 +0000
|
|
Subject: [PATCH] WIP: ARM: dts: add support for Radxa Zero2
|
|
|
|
Import the initial dts (WIP) from chewitt/amlogic-5.16.y
|
|
|
|
Signed-off-by: Christian Hewitt <christianshewitt@gmail.com>
|
|
Signed-off-by: Yuntian Zhang <yt@radxa.com>
|
|
---
|
|
arch/arm/dts/Makefile | 1 +
|
|
.../dts/meson-g12b-radxa-zero2-u-boot.dtsi | 7 +
|
|
arch/arm/dts/meson-g12b-radxa-zero2.dts | 574 ++++++++++++++++++
|
|
3 files changed, 582 insertions(+)
|
|
create mode 100644 arch/arm/dts/meson-g12b-radxa-zero2-u-boot.dtsi
|
|
create mode 100644 arch/arm/dts/meson-g12b-radxa-zero2.dts
|
|
|
|
diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
|
|
index c752d2bd18..44241fafee 100644
|
|
--- a/arch/arm/dts/Makefile
|
|
+++ b/arch/arm/dts/Makefile
|
|
@@ -194,6 +194,7 @@ dtb-$(CONFIG_ARCH_MESON) += \
|
|
meson-g12b-gsking-x.dtb \
|
|
meson-g12b-odroid-n2.dtb \
|
|
meson-g12b-odroid-n2-plus.dtb \
|
|
+ meson-g12b-radxa-zero2.dtb \
|
|
meson-sm1-bananapi-m5.dtb \
|
|
meson-sm1-khadas-vim3l.dtb \
|
|
meson-sm1-odroid-c4.dtb \
|
|
diff --git a/arch/arm/dts/meson-g12b-radxa-zero2-u-boot.dtsi b/arch/arm/dts/meson-g12b-radxa-zero2-u-boot.dtsi
|
|
new file mode 100644
|
|
index 0000000000..236f2468dc
|
|
--- /dev/null
|
|
+++ b/arch/arm/dts/meson-g12b-radxa-zero2-u-boot.dtsi
|
|
@@ -0,0 +1,7 @@
|
|
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
+/*
|
|
+ * Copyright (c) 2019 BayLibre, SAS.
|
|
+ * Author: Neil Armstrong <narmstrong@baylibre.com>
|
|
+ */
|
|
+
|
|
+#include "meson-g12-common-u-boot.dtsi"
|
|
diff --git a/arch/arm/dts/meson-g12b-radxa-zero2.dts b/arch/arm/dts/meson-g12b-radxa-zero2.dts
|
|
new file mode 100644
|
|
index 0000000000..f0c9ef8592
|
|
--- /dev/null
|
|
+++ b/arch/arm/dts/meson-g12b-radxa-zero2.dts
|
|
@@ -0,0 +1,574 @@
|
|
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
+/*
|
|
+ * Copyright (c) 2019 BayLibre, SAS
|
|
+ * Author: Neil Armstrong <narmstrong@baylibre.com>
|
|
+ * Copyright (c) 2019 Christian Hewitt <christianshewitt@gmail.com>
|
|
+ * Copyright (c) 2022 Radxa Limited
|
|
+ * Author: Yuntian Zhang <yt@radxa.com>
|
|
+ */
|
|
+
|
|
+/dts-v1/;
|
|
+
|
|
+#include "meson-g12b-a311d.dtsi"
|
|
+#include <dt-bindings/input/input.h>
|
|
+#include <dt-bindings/leds/common.h>
|
|
+#include <dt-bindings/gpio/meson-g12a-gpio.h>
|
|
+#include <dt-bindings/sound/meson-g12a-tohdmitx.h>
|
|
+
|
|
+/ {
|
|
+ compatible = "radxa,zero2", "amlogic,a311d", "amlogic,g12b";
|
|
+ model = "Radxa Zero2";
|
|
+
|
|
+ aliases {
|
|
+ serial0 = &uart_AO;
|
|
+ serial2 = &uart_A;
|
|
+ };
|
|
+
|
|
+ chosen {
|
|
+ stdout-path = "serial0:115200n8";
|
|
+ };
|
|
+
|
|
+ fan0: pwm-fan {
|
|
+ compatible = "pwm-fan";
|
|
+ #cooling-cells = <2>;
|
|
+ cooling-min-state = <0>;
|
|
+ cooling-max-state = <3>;
|
|
+ cooling-levels = <0 120 170 220>;
|
|
+ pwms = <&pwm_AO_ab 0 40000 0>;
|
|
+ };
|
|
+
|
|
+ memory@0 {
|
|
+ device_type = "memory";
|
|
+ reg = <0x0 0x0 0x0 0x80000000>;
|
|
+ };
|
|
+
|
|
+ gpio-keys-polled {
|
|
+ compatible = "gpio-keys-polled";
|
|
+ poll-interval = <100>;
|
|
+ power-button {
|
|
+ label = "power";
|
|
+ linux,code = <KEY_POWER>;
|
|
+ gpios = <&gpio_ao GPIOAO_3 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ leds {
|
|
+ compatible = "gpio-leds";
|
|
+
|
|
+ led-green {
|
|
+ color = <LED_COLOR_ID_GREEN>;
|
|
+ function = LED_FUNCTION_STATUS;
|
|
+ gpios = <&gpio GPIOA_12 GPIO_ACTIVE_HIGH>;
|
|
+ linux,default-trigger = "heartbeat";
|
|
+ };
|
|
+ };
|
|
+
|
|
+ cvbs-connector {
|
|
+ status = "disabled";
|
|
+ compatible = "composite-video-connector";
|
|
+
|
|
+ port {
|
|
+ cvbs_connector_in: endpoint {
|
|
+ remote-endpoint = <&cvbs_vdac_out>;
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+
|
|
+ hdmi-connector {
|
|
+ compatible = "hdmi-connector";
|
|
+ type = "a";
|
|
+
|
|
+ port {
|
|
+ hdmi_connector_in: endpoint {
|
|
+ remote-endpoint = <&hdmi_tx_tmds_out>;
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+
|
|
+ emmc_pwrseq: emmc-pwrseq {
|
|
+ compatible = "mmc-pwrseq-emmc";
|
|
+ reset-gpios = <&gpio BOOT_12 GPIO_ACTIVE_LOW>;
|
|
+ };
|
|
+
|
|
+ sdio_pwrseq: sdio-pwrseq {
|
|
+ compatible = "mmc-pwrseq-simple";
|
|
+ reset-gpios = <&gpio GPIOX_6 GPIO_ACTIVE_LOW>;
|
|
+ clocks = <&wifi32k>;
|
|
+ clock-names = "ext_clock";
|
|
+ };
|
|
+
|
|
+ typec2_vbus: regulator-typec2_vbus {
|
|
+ compatible = "regulator-fixed";
|
|
+ regulator-name = "TYPEC2_VBUS";
|
|
+ regulator-min-microvolt = <5000000>;
|
|
+ regulator-max-microvolt = <5000000>;
|
|
+ vin-supply = <&ao_5v>;
|
|
+ };
|
|
+
|
|
+ ao_5v: regulator-ao_5v {
|
|
+ compatible = "regulator-fixed";
|
|
+ regulator-name = "AO_5V";
|
|
+ regulator-min-microvolt = <5000000>;
|
|
+ regulator-max-microvolt = <5000000>;
|
|
+ regulator-always-on;
|
|
+ };
|
|
+
|
|
+ vcc_1v8: regulator-vcc_1v8 {
|
|
+ compatible = "regulator-fixed";
|
|
+ regulator-name = "VCC_1V8";
|
|
+ regulator-min-microvolt = <1800000>;
|
|
+ regulator-max-microvolt = <1800000>;
|
|
+ vin-supply = <&vcc_3v3>;
|
|
+ regulator-always-on;
|
|
+ };
|
|
+
|
|
+ vcc_3v3: regulator-vcc_3v3 {
|
|
+ compatible = "regulator-fixed";
|
|
+ regulator-name = "VCC_3V3";
|
|
+ regulator-min-microvolt = <3300000>;
|
|
+ regulator-max-microvolt = <3300000>;
|
|
+ vin-supply = <&vddao_3v3>;
|
|
+ regulator-always-on;
|
|
+ /* FIXME: actually controlled by VDDCPU_B_EN */
|
|
+ };
|
|
+
|
|
+ vddao_1v8: regulator-vddao_1v8 {
|
|
+ compatible = "regulator-fixed";
|
|
+ regulator-name = "VDDIO_AO1V8";
|
|
+ regulator-min-microvolt = <1800000>;
|
|
+ regulator-max-microvolt = <1800000>;
|
|
+ vin-supply = <&vddao_3v3>;
|
|
+ regulator-always-on;
|
|
+ };
|
|
+
|
|
+ vddao_3v3: regulator-vddao_3v3 {
|
|
+ compatible = "regulator-fixed";
|
|
+ regulator-name = "VDDAO_3V3";
|
|
+ regulator-min-microvolt = <3300000>;
|
|
+ regulator-max-microvolt = <3300000>;
|
|
+ vin-supply = <&ao_5v>;
|
|
+ regulator-always-on;
|
|
+ };
|
|
+
|
|
+ vddcpu_a: regulator-vddcpu-a {
|
|
+ /*
|
|
+ * MP8756GD Regulator.
|
|
+ */
|
|
+ compatible = "pwm-regulator";
|
|
+
|
|
+ regulator-name = "VDDCPU_A";
|
|
+ regulator-min-microvolt = <730000>;
|
|
+ regulator-max-microvolt = <1022000>;
|
|
+
|
|
+ pwm-supply = <&ao_5v>;
|
|
+
|
|
+ pwms = <&pwm_ab 0 1250 0>;
|
|
+ pwm-dutycycle-range = <100 0>;
|
|
+
|
|
+ regulator-boot-on;
|
|
+ regulator-always-on;
|
|
+ };
|
|
+
|
|
+ vddcpu_b: regulator-vddcpu-b {
|
|
+ /*
|
|
+ * Silergy SY8120B1ABC Regulator.
|
|
+ */
|
|
+ compatible = "pwm-regulator";
|
|
+
|
|
+ regulator-name = "VDDCPU_B";
|
|
+ regulator-min-microvolt = <730000>;
|
|
+ regulator-max-microvolt = <1022000>;
|
|
+
|
|
+ pwm-supply = <&ao_5v>;
|
|
+
|
|
+ pwms = <&pwm_AO_cd 1 1250 0>;
|
|
+ pwm-dutycycle-range = <100 0>;
|
|
+
|
|
+ regulator-boot-on;
|
|
+ regulator-always-on;
|
|
+ };
|
|
+
|
|
+ sound {
|
|
+ compatible = "amlogic,axg-sound-card";
|
|
+ model = "RADXA-ZERO2";
|
|
+ audio-aux-devs = <&tdmout_b>;
|
|
+ audio-routing = "TDMOUT_B IN 0", "FRDDR_A OUT 1",
|
|
+ "TDMOUT_B IN 1", "FRDDR_B OUT 1",
|
|
+ "TDMOUT_B IN 2", "FRDDR_C OUT 1",
|
|
+ "TDM_B Playback", "TDMOUT_B OUT";
|
|
+
|
|
+ assigned-clocks = <&clkc CLKID_MPLL2>,
|
|
+ <&clkc CLKID_MPLL0>,
|
|
+ <&clkc CLKID_MPLL1>;
|
|
+ assigned-clock-parents = <0>, <0>, <0>;
|
|
+ assigned-clock-rates = <294912000>,
|
|
+ <270950400>,
|
|
+ <393216000>;
|
|
+ status = "okay";
|
|
+
|
|
+ dai-link-0 {
|
|
+ sound-dai = <&frddr_a>;
|
|
+ };
|
|
+
|
|
+ dai-link-1 {
|
|
+ sound-dai = <&frddr_b>;
|
|
+ };
|
|
+
|
|
+ dai-link-2 {
|
|
+ sound-dai = <&frddr_c>;
|
|
+ };
|
|
+
|
|
+ /* 8ch hdmi interface */
|
|
+ dai-link-3 {
|
|
+ sound-dai = <&tdmif_b>;
|
|
+ dai-format = "i2s";
|
|
+ dai-tdm-slot-tx-mask-0 = <1 1>;
|
|
+ dai-tdm-slot-tx-mask-1 = <1 1>;
|
|
+ dai-tdm-slot-tx-mask-2 = <1 1>;
|
|
+ dai-tdm-slot-tx-mask-3 = <1 1>;
|
|
+ mclk-fs = <256>;
|
|
+
|
|
+ codec {
|
|
+ sound-dai = <&tohdmitx TOHDMITX_I2S_IN_B>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ /* hdmi glue */
|
|
+ dai-link-4 {
|
|
+ sound-dai = <&tohdmitx TOHDMITX_I2S_OUT>;
|
|
+
|
|
+ codec {
|
|
+ sound-dai = <&hdmi_tx>;
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+
|
|
+ wifi32k: wifi32k {
|
|
+ compatible = "pwm-clock";
|
|
+ #clock-cells = <0>;
|
|
+ clock-frequency = <32768>;
|
|
+ pwms = <&pwm_ef 0 30518 0>; /* PWM_E at 32.768KHz */
|
|
+ };
|
|
+};
|
|
+
|
|
+&periphs_pinctrl {
|
|
+ /* Ensure the TYPE C controller irq pin is not driven by the SoC */
|
|
+ fusb302_irq_pins: fusb302_irq {
|
|
+ mux {
|
|
+ groups = "GPIOA_4";
|
|
+ function = "gpio_periphs";
|
|
+ bias-pull-up;
|
|
+ output-disable;
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
+&arb {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&cec_AO {
|
|
+ pinctrl-0 = <&cec_ao_a_h_pins>;
|
|
+ pinctrl-names = "default";
|
|
+ status = "disabled";
|
|
+ hdmi-phandle = <&hdmi_tx>;
|
|
+};
|
|
+
|
|
+&cecb_AO {
|
|
+ pinctrl-0 = <&cec_ao_b_h_pins>;
|
|
+ pinctrl-names = "default";
|
|
+ status = "okay";
|
|
+ hdmi-phandle = <&hdmi_tx>;
|
|
+};
|
|
+
|
|
+&clkc_audio {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&cpu0 {
|
|
+ cpu-supply = <&vddcpu_b>;
|
|
+ operating-points-v2 = <&cpu_opp_table_0>;
|
|
+ clocks = <&clkc CLKID_CPU_CLK>;
|
|
+ clock-latency = <50000>;
|
|
+};
|
|
+
|
|
+&cpu1 {
|
|
+ cpu-supply = <&vddcpu_b>;
|
|
+ operating-points-v2 = <&cpu_opp_table_0>;
|
|
+ clocks = <&clkc CLKID_CPU_CLK>;
|
|
+ clock-latency = <50000>;
|
|
+};
|
|
+
|
|
+&cpu100 {
|
|
+ cpu-supply = <&vddcpu_a>;
|
|
+ operating-points-v2 = <&cpub_opp_table_1>;
|
|
+ clocks = <&clkc CLKID_CPUB_CLK>;
|
|
+ clock-latency = <50000>;
|
|
+};
|
|
+
|
|
+&cpu101 {
|
|
+ cpu-supply = <&vddcpu_a>;
|
|
+ operating-points-v2 = <&cpub_opp_table_1>;
|
|
+ clocks = <&clkc CLKID_CPUB_CLK>;
|
|
+ clock-latency = <50000>;
|
|
+};
|
|
+
|
|
+&cpu102 {
|
|
+ cpu-supply = <&vddcpu_a>;
|
|
+ operating-points-v2 = <&cpub_opp_table_1>;
|
|
+ clocks = <&clkc CLKID_CPUB_CLK>;
|
|
+ clock-latency = <50000>;
|
|
+};
|
|
+
|
|
+&cpu103 {
|
|
+ cpu-supply = <&vddcpu_a>;
|
|
+ operating-points-v2 = <&cpub_opp_table_1>;
|
|
+ clocks = <&clkc CLKID_CPUB_CLK>;
|
|
+ clock-latency = <50000>;
|
|
+};
|
|
+
|
|
+&cvbs_vdac_port {
|
|
+ cvbs_vdac_out: endpoint {
|
|
+ remote-endpoint = <&cvbs_connector_in>;
|
|
+ };
|
|
+};
|
|
+
|
|
+&frddr_a {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&frddr_b {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&frddr_c {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&gpio {
|
|
+ gpio-line-names =
|
|
+ /* GPIOZ */
|
|
+ "PIN_27", "PIN_28", "PIN_7", "PIN_11", "PIN_13", "PIN_15", "PIN_18", "PIN_40",
|
|
+ "PIN_16", "PIN_22", "", "", "", "", "", "",
|
|
+ /* GPIOH */
|
|
+ "", "", "", "", "PIN_19", "PIN_21", "PIN_24", "PIN_23",
|
|
+ "",
|
|
+ /* BOOT */
|
|
+ "", "", "", "", "", "", "", "",
|
|
+ "", "", "", "", "EMMC_PWRSEQ", "", "", "",
|
|
+ /* GPIOC */
|
|
+ "", "", "", "", "", "", "SD_CD", "PIN_36",
|
|
+ /* GPIOA */
|
|
+ "PIN_32", "PIN_12", "PIN_35", "", "FUSB_IRQ", "PIN_38", "", "",
|
|
+ "", "", "", "", "LED_GREEN", "PIN_31", "PIN_3", "PIN_5",
|
|
+ /* GPIOX */
|
|
+ "", "", "", "", "", "", "SDIO_PWRSEQ", "",
|
|
+ "", "", "", "", "", "", "", "",
|
|
+ "", "BT_SHUTDOWN", "", "";
|
|
+};
|
|
+
|
|
+&gpio_ao {
|
|
+ gpio-line-names =
|
|
+ /* GPIOAO */
|
|
+ "PIN_8", "PIN_10", "", "BTN_POWER", "", "", "", "PIN_29",
|
|
+ "PIN_33", "PIN_37", "", "FAN",
|
|
+ /* GPIOE */
|
|
+ "", "", "";
|
|
+};
|
|
+
|
|
+&hdmi_tx {
|
|
+ status = "okay";
|
|
+ pinctrl-0 = <&hdmitx_hpd_pins>, <&hdmitx_ddc_pins>;
|
|
+ pinctrl-names = "default";
|
|
+ hdmi-supply = <&ao_5v>;
|
|
+};
|
|
+
|
|
+&hdmi_tx_tmds_port {
|
|
+ hdmi_tx_tmds_out: endpoint {
|
|
+ remote-endpoint = <&hdmi_connector_in>;
|
|
+ };
|
|
+};
|
|
+
|
|
+&cpu_thermal {
|
|
+ cooling-maps {
|
|
+ map0 {
|
|
+ trip = <&cpu_passive>;
|
|
+ cooling-device = <&fan0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
+&ddr_thermal {
|
|
+ cooling-maps {
|
|
+ map0 {
|
|
+ trip = <&ddr_passive>;
|
|
+ cooling-device = <&fan0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
+&ir {
|
|
+ status = "disabled";
|
|
+ pinctrl-0 = <&remote_input_ao_pins>;
|
|
+ pinctrl-names = "default";
|
|
+};
|
|
+
|
|
+&i2c3 {
|
|
+ fusb302@22 {
|
|
+ compatible = "fcs,fusb302";
|
|
+ reg = <0x22>;
|
|
+
|
|
+ pinctrl-0 = <&fusb302_irq_pins>;
|
|
+ pinctrl-names = "default";
|
|
+ interrupt-parent = <&gpio_intc>;
|
|
+ interrupts = <59 IRQ_TYPE_LEVEL_LOW>;
|
|
+
|
|
+ vbus-supply = <&typec2_vbus>;
|
|
+
|
|
+ status = "okay";
|
|
+ };
|
|
+};
|
|
+
|
|
+&pwm_ab {
|
|
+ pinctrl-0 = <&pwm_a_e_pins>;
|
|
+ pinctrl-names = "default";
|
|
+ clocks = <&xtal>;
|
|
+ clock-names = "clkin0";
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&pwm_ef {
|
|
+ pinctrl-0 = <&pwm_e_pins>;
|
|
+ pinctrl-names = "default";
|
|
+ clocks = <&xtal>;
|
|
+ clock-names = "clkin2";
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&pwm_AO_ab {
|
|
+ pinctrl-0 = <&pwm_ao_a_pins>;
|
|
+ pinctrl-names = "default";
|
|
+ clocks = <&xtal>;
|
|
+ clock-names = "clkin3";
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&pwm_AO_cd {
|
|
+ pinctrl-0 = <&pwm_ao_d_e_pins>;
|
|
+ pinctrl-names = "default";
|
|
+ clocks = <&xtal>;
|
|
+ clock-names = "clkin4";
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&saradc {
|
|
+ status = "okay";
|
|
+ vref-supply = <&vddao_1v8>;
|
|
+};
|
|
+
|
|
+/* SDIO */
|
|
+&sd_emmc_a {
|
|
+ status = "okay";
|
|
+ pinctrl-0 = <&sdio_pins>;
|
|
+ pinctrl-1 = <&sdio_clk_gate_pins>;
|
|
+ pinctrl-names = "default", "clk-gate";
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+
|
|
+ bus-width = <4>;
|
|
+ cap-sd-highspeed;
|
|
+ max-frequency = <80000000>;
|
|
+
|
|
+ non-removable;
|
|
+ disable-wp;
|
|
+
|
|
+ /* WiFi firmware requires power to be kept while in suspend */
|
|
+ keep-power-in-suspend;
|
|
+
|
|
+ mmc-pwrseq = <&sdio_pwrseq>;
|
|
+
|
|
+ vmmc-supply = <&vddao_3v3>;
|
|
+ vqmmc-supply = <&vddao_1v8>;
|
|
+
|
|
+ brcmf: wifi@1 {
|
|
+ reg = <1>;
|
|
+ compatible = "brcm,bcm4329-fmac";
|
|
+ };
|
|
+};
|
|
+
|
|
+/* SD card */
|
|
+&sd_emmc_b {
|
|
+ status = "okay";
|
|
+ pinctrl-0 = <&sdcard_c_pins>;
|
|
+ pinctrl-1 = <&sdcard_clk_gate_c_pins>;
|
|
+ pinctrl-names = "default", "clk-gate";
|
|
+
|
|
+ bus-width = <4>;
|
|
+ cap-sd-highspeed;
|
|
+ max-frequency = <50000000>;
|
|
+ disable-wp;
|
|
+
|
|
+ cd-gpios = <&gpio GPIOC_6 GPIO_ACTIVE_LOW>;
|
|
+ vmmc-supply = <&vddao_3v3>;
|
|
+ vqmmc-supply = <&vddao_3v3>;
|
|
+};
|
|
+
|
|
+/* eMMC */
|
|
+&sd_emmc_c {
|
|
+ status = "okay";
|
|
+ pinctrl-0 = <&emmc_ctrl_pins>, <&emmc_data_8b_pins>, <&emmc_ds_pins>;
|
|
+ pinctrl-1 = <&emmc_clk_gate_pins>;
|
|
+ pinctrl-names = "default", "clk-gate";
|
|
+
|
|
+ bus-width = <8>;
|
|
+ cap-mmc-highspeed;
|
|
+ mmc-ddr-1_8v;
|
|
+ mmc-hs200-1_8v;
|
|
+ max-frequency = <200000000>;
|
|
+ disable-wp;
|
|
+
|
|
+ mmc-pwrseq = <&emmc_pwrseq>;
|
|
+ vmmc-supply = <&vcc_3v3>;
|
|
+ vqmmc-supply = <&vcc_1v8>;
|
|
+};
|
|
+
|
|
+&tdmif_b {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&tdmout_b {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&tohdmitx {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&uart_A {
|
|
+ status = "okay";
|
|
+ pinctrl-0 = <&uart_a_pins>, <&uart_a_cts_rts_pins>;
|
|
+ pinctrl-names = "default";
|
|
+ uart-has-rtscts;
|
|
+
|
|
+ bluetooth {
|
|
+ compatible = "brcm,bcm43438-bt";
|
|
+ shutdown-gpios = <&gpio GPIOX_17 GPIO_ACTIVE_HIGH>;
|
|
+ max-speed = <2000000>;
|
|
+ clocks = <&wifi32k>;
|
|
+ clock-names = "lpo";
|
|
+ };
|
|
+};
|
|
+
|
|
+&uart_AO {
|
|
+ status = "okay";
|
|
+ pinctrl-0 = <&uart_ao_a_pins>;
|
|
+ pinctrl-names = "default";
|
|
+};
|
|
+
|
|
+&usb {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&usb3_pcie_phy {
|
|
+ phy-supply = <&typec2_vbus>;
|
|
+};
|
|
--
|
|
2.35.1
|
|
|