292 lines
4.8 KiB
Diff
292 lines
4.8 KiB
Diff
diff --git a/arch/arm/boot/dts/rk322x-box.dtsi b/arch/arm/boot/dts/rk322x-box.dtsi
|
|
new file mode 100644
|
|
index 000000000..ef5fa28d8
|
|
--- /dev/null
|
|
+++ b/arch/arm/boot/dts/rk322x-box.dtsi
|
|
@@ -0,0 +1,282 @@
|
|
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
+
|
|
+/dts-v1/;
|
|
+
|
|
+#include <dt-bindings/clock/rk3228-cru.h>
|
|
+#include <dt-bindings/gpio/gpio.h>
|
|
+#include <dt-bindings/input/input.h>
|
|
+#include <dt-bindings/pinctrl/rockchip.h>
|
|
+#include "rk322x.dtsi"
|
|
+
|
|
+/ {
|
|
+ model = "Rockchip RK322x Box";
|
|
+ compatible = "rockchip,rk3229";
|
|
+
|
|
+ chosen {
|
|
+ bootargs = "earlyprintk=uart8250,mmio32,0x11030000";
|
|
+ };
|
|
+
|
|
+ gpio_keys {
|
|
+ compatible = "gpio-keys";
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+ autorepeat;
|
|
+
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&pwr_key>;
|
|
+
|
|
+ power_key: power-key {
|
|
+ label = "GPIO Key Power";
|
|
+ gpios = <&gpio3 RK_PD1 GPIO_ACTIVE_LOW>;
|
|
+ linux,code = <KEY_POWER>;
|
|
+ debounce-interval = <100>;
|
|
+ wakeup-source;
|
|
+ status = "disabled";
|
|
+ };
|
|
+ };
|
|
+
|
|
+ ir_receiver: ir-receiver {
|
|
+ compatible = "gpio-ir-receiver";
|
|
+ gpios = <&gpio1 RK_PB3 GPIO_ACTIVE_LOW>;
|
|
+ pinctrl-0 = <&ir_int>;
|
|
+ pinctrl-names = "default";
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
+ memory@60000000 {
|
|
+ device_type = "memory";
|
|
+ reg = <0x60000000 0x40000000>;
|
|
+ };
|
|
+
|
|
+ sdio_pwrseq: sdio-pwrseq {
|
|
+ compatible = "mmc-pwrseq-simple";
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&wifi_enable_h>;
|
|
+ reset-gpios = <&gpio2 RK_PD2 GPIO_ACTIVE_LOW>;
|
|
+ };
|
|
+
|
|
+ timer {
|
|
+ /delete-property/ arm,cpu-registers-not-fw-configured;
|
|
+ };
|
|
+};
|
|
+
|
|
+&cpu_alert1 {
|
|
+ temperature = <105000>;
|
|
+};
|
|
+
|
|
+&cpu_crit {
|
|
+ temperature = <115000>;
|
|
+};
|
|
+
|
|
+&cpu_thermal {
|
|
+ cooling-maps {
|
|
+ /delete-node/ map0;
|
|
+ };
|
|
+};
|
|
+
|
|
+&cru {
|
|
+ assigned-clocks = <&cru PLL_GPLL>, <&cru ARMCLK>,
|
|
+ <&cru PLL_CPLL>, <&cru ACLK_PERI>,
|
|
+ <&cru HCLK_PERI>, <&cru PCLK_PERI>,
|
|
+ <&cru ACLK_CPU>, <&cru HCLK_CPU>,
|
|
+ <&cru PCLK_CPU>, <&cru ACLK_VOP>;
|
|
+
|
|
+ assigned-clock-rates = <1200000000>, <816000000>,
|
|
+ <500000000>, <150000000>,
|
|
+ <150000000>, <75000000>,
|
|
+ <150000000>, <150000000>,
|
|
+ <75000000>, <400000000>;
|
|
+};
|
|
+
|
|
+&emmc {
|
|
+ cap-mmc-highspeed;
|
|
+ keep-power-in-suspend;
|
|
+ non-removable;
|
|
+};
|
|
+
|
|
+&gmac {
|
|
+ assigned-clocks = <&cru SCLK_MAC_SRC>;
|
|
+ assigned-clock-rates = <50000000>;
|
|
+ clock_in_out = "output";
|
|
+ phy-handle = <&phy>;
|
|
+ phy-mode = "rmii";
|
|
+ status = "okay";
|
|
+
|
|
+ mdio {
|
|
+ compatible = "snps,dwmac-mdio";
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+
|
|
+ phy: phy@0 {
|
|
+ compatible = "ethernet-phy-id1234.d400",
|
|
+ "ethernet-phy-ieee802.3-c22";
|
|
+ reg = <0>;
|
|
+ clocks = <&cru SCLK_MAC_PHY>;
|
|
+ phy-is-integrated;
|
|
+ resets = <&cru SRST_MACPHY>;
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
+&gpu {
|
|
+ assigned-clocks = <&cru ACLK_GPU>;
|
|
+ assigned-clock-rates = <300000000>;
|
|
+};
|
|
+
|
|
+&hdmi {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&hdmi_sound {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&hdmi_phy {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&i2s0 {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&pinctrl {
|
|
+
|
|
+ ir {
|
|
+ ir_int: ir-int {
|
|
+ rockchip,pins = <1 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ keys {
|
|
+ pwr_key: pwr-key {
|
|
+ rockchip,pins = <3 RK_PC7 RK_FUNC_GPIO &pcfg_pull_up>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ pwm1 {
|
|
+ pwm1_pin_pull_down: pwm1-pin-pull-down {
|
|
+ rockchip,pins = <0 RK_PD6 2 &pcfg_pull_down>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ pwm2 {
|
|
+ pwm2_pin_pull_up: pwm2-pin-pull-up {
|
|
+ rockchip,pins = <1 RK_PB4 2 &pcfg_pull_up>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ sdio-pwrseq {
|
|
+ wifi_enable_h: wifi-enable-h {
|
|
+ rockchip,pins = <2 RK_PD2 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ usb {
|
|
+ host_vbus_drv: host-vbus-drv {
|
|
+ rockchip,pins = <3 RK_PC4 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
+ };
|
|
+
|
|
+ otg_vbus_drv: otg-vbus-drv {
|
|
+ rockchip,pins = <3 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+};
|
|
+
|
|
+&sdio {
|
|
+ mmc-pwrseq = <&sdio_pwrseq>;
|
|
+ cap-sd-highspeed;
|
|
+ cap-sdio-irq;
|
|
+ keep-power-in-suspend;
|
|
+ non-removable;
|
|
+ no-sd;
|
|
+};
|
|
+
|
|
+&sdmmc {
|
|
+ cap-sd-highspeed;
|
|
+ keep-power-in-suspend;
|
|
+ no-sdio;
|
|
+};
|
|
+
|
|
+&tsadc {
|
|
+ rockchip,grf = <&grf>;
|
|
+ rockchip,hw-tshut-mode = <0>;
|
|
+ rockchip,hw-tshut-polarity = <1>;
|
|
+ rockchip,hw-tshut-temp = <120000>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&u2phy0 {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&u2phy0_otg {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&u2phy0_host {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&u2phy1 {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&u2phy1_otg {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&u2phy1_host {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&uart1 {
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&uart11_xfer &uart11_rts &uart11_cts>;
|
|
+};
|
|
+
|
|
+&uart2 {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&usb_host0_ehci {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&usb_host0_ohci {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&usb_host1_ehci {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&usb_host1_ohci {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&usb_host2_ehci {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&usb_host2_ohci {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&usb_otg {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&vop {
|
|
+ assigned-clocks = <&cru DCLK_VOP>;
|
|
+ assigned-clock-parents = <&cru SCLK_HDMI_PHY>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&vop_mmu {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&wdt {
|
|
+ status = "okay";
|
|
+};
|
|
--
|
|
2.25.1
|
|
|