78 lines
2.4 KiB
Diff
78 lines
2.4 KiB
Diff
From 899a52340ee038037e690734f9607657a988c1de Mon Sep 17 00:00:00 2001
|
|
From: tonymac32 <tonymckahan@gmail.com>
|
|
Date: Sun, 25 Jul 2021 23:47:50 -0400
|
|
Subject: [PATCH] rk3328 dtsi mmc vdec
|
|
|
|
Signed-off-by: tonymac32 <tonymckahan@gmail.com>
|
|
---
|
|
arch/arm64/boot/dts/rockchip/rk3328.dtsi | 25 ++++++++++++++++++++++++
|
|
1 file changed, 25 insertions(+)
|
|
|
|
diff --git a/arch/arm64/boot/dts/rockchip/rk3328.dtsi b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
|
|
index 4233ea2a6..a576953ec 100644
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3328.dtsi
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
|
|
@@ -371,6 +371,10 @@ power-domain@RK3328_PD_HEVC {
|
|
};
|
|
power-domain@RK3328_PD_VIDEO {
|
|
reg = <RK3328_PD_VIDEO>;
|
|
+ clocks = <&cru ACLK_RKVDEC>,
|
|
+ <&cru HCLK_RKVDEC>,
|
|
+ <&cru SCLK_VDEC_CABAC>,
|
|
+ <&cru SCLK_VDEC_CORE>;
|
|
};
|
|
power-domain@RK3328_PD_VPU {
|
|
reg = <RK3328_PD_VPU>;
|
|
@@ -692,6 +696,7 @@ vepu_mmu: iommu@ff340800 {
|
|
clocks = <&cru ACLK_VPU>, <&cru HCLK_VPU>;
|
|
clock-names = "aclk", "iface";
|
|
#iommu-cells = <0>;
|
|
+ power-domains = <&power RK3328_PD_VIDEO>;
|
|
status = "disabled";
|
|
};
|
|
|
|
@@ -914,6 +919,8 @@ sdmmc: mmc@ff500000 {
|
|
clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
|
|
fifo-depth = <0x100>;
|
|
max-frequency = <150000000>;
|
|
+ resets = <&cru SRST_MMC0>;
|
|
+ reset-names = "reset";
|
|
status = "disabled";
|
|
};
|
|
|
|
@@ -926,6 +933,8 @@ sdio: mmc@ff510000 {
|
|
clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
|
|
fifo-depth = <0x100>;
|
|
max-frequency = <150000000>;
|
|
+ resets = <&cru SRST_SDIO>;
|
|
+ reset-names = "reset";
|
|
status = "disabled";
|
|
};
|
|
|
|
@@ -938,6 +947,22 @@ emmc: mmc@ff520000 {
|
|
clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
|
|
fifo-depth = <0x100>;
|
|
max-frequency = <150000000>;
|
|
+ resets = <&cru SRST_EMMC>;
|
|
+ reset-names = "reset";
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
+ sdmmc_ext: dwmmc@ff5f0000 {
|
|
+ compatible = "rockchip,rk3328-dw-mshc", "rockchip,rk3288-dw-mshc";
|
|
+ reg = <0x0 0xff5f0000 0x0 0x4000>;
|
|
+ interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&cru HCLK_SDMMC_EXT>, <&cru SCLK_SDMMC_EXT>,
|
|
+ <&cru SCLK_SDMMC_EXT_DRV>, <&cru SCLK_SDMMC_EXT_SAMPLE>;
|
|
+ clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
|
|
+ fifo-depth = <0x100>;
|
|
+ max-frequency = <150000000>;
|
|
+ resets = <&cru SRST_SDMMCEXT>;
|
|
+ reset-names = "reset";
|
|
status = "disabled";
|
|
};
|
|
|
|
--
|
|
Created with Armbian build tools https://github.com/armbian/build
|
|
|