95 lines
3.2 KiB
Diff
95 lines
3.2 KiB
Diff
From a053b706be60b3dd13803ece30ff6eb143339bc2 Mon Sep 17 00:00:00 2001
|
|
From: tonymac32 <tonymckahan@gmail.com>
|
|
Date: Thu, 17 Dec 2020 01:33:33 -0500
|
|
Subject: [PATCH] rk3328-oc-opps
|
|
|
|
Signed-off-by: tonymac32 <tonymckahan@gmail.com>
|
|
---
|
|
arch/arm64/boot/dts/rockchip/overlay/Makefile | 2 ++
|
|
.../dts/rockchip/overlay/README.rockchip-overlays | 10 ++++++++++
|
|
.../overlay/rockchip-rk3328-opp-1.4ghz.dts | 15 +++++++++++++++
|
|
.../overlay/rockchip-rk3328-opp-1.5ghz.dts | 15 +++++++++++++++
|
|
4 files changed, 42 insertions(+)
|
|
create mode 100644 arch/arm64/boot/dts/rockchip/overlay/rockchip-rk3328-opp-1.4ghz.dts
|
|
create mode 100644 arch/arm64/boot/dts/rockchip/overlay/rockchip-rk3328-opp-1.5ghz.dts
|
|
|
|
diff --git a/arch/arm64/boot/dts/rockchip/overlay/Makefile b/arch/arm64/boot/dts/rockchip/overlay/Makefile
|
|
index 9bc4942bd..9c07d64a1 100644
|
|
--- a/arch/arm64/boot/dts/rockchip/overlay/Makefile
|
|
+++ b/arch/arm64/boot/dts/rockchip/overlay/Makefile
|
|
@@ -3,6 +3,8 @@ dtbo-$(CONFIG_ARCH_ROCKCHIP) += \
|
|
rockchip-i2c7.dtbo \
|
|
rockchip-i2c8.dtbo \
|
|
rockchip-pcie-gen2.dtbo \
|
|
+ rockchip-rk3328-opp-1.4ghz.dtbo \
|
|
+ rockchip-rk3328-opp-1.5ghz.dtbo \
|
|
rockchip-rk3399-opp-2ghz.dtbo \
|
|
rockchip-spi-jedec-nor.dtbo \
|
|
rockchip-spi-spidev.dtbo \
|
|
diff --git a/arch/arm64/boot/dts/rockchip/overlay/README.rockchip-overlays b/arch/arm64/boot/dts/rockchip/overlay/README.rockchip-overlays
|
|
index ce0b84e00..d6979437a 100644
|
|
--- a/arch/arm64/boot/dts/rockchip/overlay/README.rockchip-overlays
|
|
+++ b/arch/arm64/boot/dts/rockchip/overlay/README.rockchip-overlays
|
|
@@ -29,6 +29,16 @@ I2C8 pins (SCL, SDA): GPIO1-C5, GPIO1-C4
|
|
Enables PCIe Gen2 link speed on RK3399.
|
|
WARNING! Not officially supported by Rockchip!!!
|
|
|
|
+### rk3328-opp-1.4ghz
|
|
+
|
|
+Adds the 1.4GHz opp for overclocking
|
|
+WARNING! Not officially supported by Rockchip!!!
|
|
+
|
|
+### rk3328-opp-1.5ghz
|
|
+
|
|
+Adds the 1.5GHz opp for overclocking
|
|
+WARNING! Not officially supported by Rockchip!!!
|
|
+
|
|
### rk3399-opp-2ghz
|
|
|
|
Adds the 2GHz big and 1.5 GHz LITTLE opps for overclocking
|
|
diff --git a/arch/arm64/boot/dts/rockchip/overlay/rockchip-rk3328-opp-1.4ghz.dts b/arch/arm64/boot/dts/rockchip/overlay/rockchip-rk3328-opp-1.4ghz.dts
|
|
new file mode 100644
|
|
index 000000000..a7ad9d572
|
|
--- /dev/null
|
|
+++ b/arch/arm64/boot/dts/rockchip/overlay/rockchip-rk3328-opp-1.4ghz.dts
|
|
@@ -0,0 +1,15 @@
|
|
+/dts-v1/;
|
|
+
|
|
+/ {
|
|
+ compatible = "rockchip,rk3328";
|
|
+ fragment@0 {
|
|
+ target-path = "/opp_table0";
|
|
+ __overlay__ {
|
|
+ opp-1392000000 {
|
|
+ opp-hz = /bits/ 64 <1392000000>;
|
|
+ opp-microvolt = <1400000>;
|
|
+ clock-latency-ns = <40000>;
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+};
|
|
diff --git a/arch/arm64/boot/dts/rockchip/overlay/rockchip-rk3328-opp-1.5ghz.dts b/arch/arm64/boot/dts/rockchip/overlay/rockchip-rk3328-opp-1.5ghz.dts
|
|
new file mode 100644
|
|
index 000000000..3dfd008ab
|
|
--- /dev/null
|
|
+++ b/arch/arm64/boot/dts/rockchip/overlay/rockchip-rk3328-opp-1.5ghz.dts
|
|
@@ -0,0 +1,15 @@
|
|
+/dts-v1/;
|
|
+
|
|
+/ {
|
|
+ compatible = "rockchip,rk3328";
|
|
+ fragment@0 {
|
|
+ target-path = "/opp_table0";
|
|
+ __overlay__ {
|
|
+ opp-1512000000 {
|
|
+ opp-hz = /bits/ 64 <1512000000>;
|
|
+ opp-microvolt = <1450000>;
|
|
+ clock-latency-ns = <40000>;
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+};
|
|
--
|
|
Created with Armbian build tools https://github.com/armbian/build
|
|
|