40 lines
1.2 KiB
Groff
40 lines
1.2 KiB
Groff
From 8b42729766b4ae04e0feafcc58dc6991ace78c02 Mon Sep 17 00:00:00 2001
|
|
From: Icenowy Zheng <icenowy@aosc.io>
|
|
Date: Sat, 23 Dec 2017 10:35:22 +0800
|
|
Subject: [PATCH 14/35] arm64: allwinner: h6: add R_INTC interrupt controller
|
|
|
|
Allwinner H6 SoC has also a R_INTC interrupt controller like Allwinner
|
|
A64 SoC, but has its base address changed due to the memory map change
|
|
in H6.
|
|
|
|
Add it into the device tree.
|
|
|
|
Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
|
|
---
|
|
arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi | 9 +++++++++
|
|
1 file changed, 9 insertions(+)
|
|
|
|
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
|
|
index 41fa2c6..0ff9406 100644
|
|
--- a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
|
|
+++ b/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
|
|
@@ -241,6 +241,15 @@
|
|
#reset-cells = <1>;
|
|
};
|
|
|
|
+ r_intc: interrupt-controller@7021000 {
|
|
+ compatible = "allwinner,sun50i-h6-r-intc",
|
|
+ "allwinner,sun6i-a31-r-intc";
|
|
+ interrupt-controller;
|
|
+ #interrupt-cells = <2>;
|
|
+ reg = <0x07021000 0x400>;
|
|
+ interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ };
|
|
+
|
|
r_pio: pinctrl@7022000 {
|
|
compatible = "allwinner,sun50i-h6-r-pinctrl";
|
|
reg = <0x07022000 0x400>;
|
|
--
|
|
2.7.4
|
|
|