238 lines
7.7 KiB
Diff
238 lines
7.7 KiB
Diff
From c11b717d3d28b40c96004780db117fa0a932487f Mon Sep 17 00:00:00 2001
|
|
From: Philipp Rossak <embed3d@gmail.com>
|
|
Date: Sat, 20 Jan 2018 14:03:10 +0100
|
|
Subject: [PATCH 028/101] drv:iio:adc: sun4i-gpadc-iio: sampling start/end code
|
|
readout reg rework
|
|
|
|
For adding newer sensor some basic rework of the code is necessary.
|
|
|
|
This commit reworks the code and allows the sampling start/end code and
|
|
the position of value readout register to be altered. Later the start/end
|
|
functions will be used to configure the ths and start/stop the
|
|
sampling.
|
|
|
|
Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
|
|
Signed-off-by: Philipp Rossak <embed3d@gmail.com>
|
|
---
|
|
drivers/iio/adc/sun4i-gpadc-iio.c | 87 ++++++++++++++++++++++++++++---
|
|
include/linux/mfd/sun4i-gpadc.h | 19 +++++--
|
|
2 files changed, 94 insertions(+), 12 deletions(-)
|
|
|
|
diff --git a/drivers/iio/adc/sun4i-gpadc-iio.c b/drivers/iio/adc/sun4i-gpadc-iio.c
|
|
index 80717da94..8fc414107 100644
|
|
--- a/drivers/iio/adc/sun4i-gpadc-iio.c
|
|
+++ b/drivers/iio/adc/sun4i-gpadc-iio.c
|
|
@@ -46,6 +46,18 @@ static unsigned int sun6i_gpadc_chan_select(unsigned int chan)
|
|
return SUN6I_GPADC_CTRL1_ADC_CHAN_SELECT(chan);
|
|
}
|
|
|
|
+struct sun4i_gpadc_iio;
|
|
+
|
|
+/*
|
|
+ * Prototypes for these functions, which enable these functions to be
|
|
+ * referenced in gpadc_data structures.
|
|
+ */
|
|
+static int sun4i_gpadc_sample_start(struct sun4i_gpadc_iio *info);
|
|
+static int sun4i_gpadc_sample_end(struct sun4i_gpadc_iio *info);
|
|
+
|
|
+static int sunxi_ths_sample_start(struct sun4i_gpadc_iio *info);
|
|
+static int sunxi_ths_sample_end(struct sun4i_gpadc_iio *info);
|
|
+
|
|
struct gpadc_data {
|
|
int temp_offset;
|
|
int temp_scale;
|
|
@@ -53,6 +65,13 @@ struct gpadc_data {
|
|
unsigned int tp_adc_select;
|
|
unsigned int (*adc_chan_select)(unsigned int chan);
|
|
unsigned int adc_chan_mask;
|
|
+ unsigned int temp_data;
|
|
+ int (*sample_start)(struct sun4i_gpadc_iio *info);
|
|
+ int (*sample_end)(struct sun4i_gpadc_iio *info);
|
|
+ u32 ctrl0_map;
|
|
+ u32 ctrl2_map;
|
|
+ u32 sensor_en_map;
|
|
+ u32 filter_map;
|
|
};
|
|
|
|
static const struct gpadc_data sun4i_gpadc_data = {
|
|
@@ -62,6 +81,9 @@ static const struct gpadc_data sun4i_gpadc_data = {
|
|
.tp_adc_select = SUN4I_GPADC_CTRL1_TP_ADC_SELECT,
|
|
.adc_chan_select = &sun4i_gpadc_chan_select,
|
|
.adc_chan_mask = SUN4I_GPADC_CTRL1_ADC_CHAN_MASK,
|
|
+ .temp_data = SUN4I_GPADC_TEMP_DATA,
|
|
+ .sample_start = sun4i_gpadc_sample_start,
|
|
+ .sample_end = sun4i_gpadc_sample_end,
|
|
};
|
|
|
|
static const struct gpadc_data sun5i_gpadc_data = {
|
|
@@ -71,6 +93,9 @@ static const struct gpadc_data sun5i_gpadc_data = {
|
|
.tp_adc_select = SUN4I_GPADC_CTRL1_TP_ADC_SELECT,
|
|
.adc_chan_select = &sun4i_gpadc_chan_select,
|
|
.adc_chan_mask = SUN4I_GPADC_CTRL1_ADC_CHAN_MASK,
|
|
+ .temp_data = SUN4I_GPADC_TEMP_DATA,
|
|
+ .sample_start = sun4i_gpadc_sample_start,
|
|
+ .sample_end = sun4i_gpadc_sample_end,
|
|
};
|
|
|
|
static const struct gpadc_data sun6i_gpadc_data = {
|
|
@@ -80,12 +105,18 @@ static const struct gpadc_data sun6i_gpadc_data = {
|
|
.tp_adc_select = SUN6I_GPADC_CTRL1_TP_ADC_SELECT,
|
|
.adc_chan_select = &sun6i_gpadc_chan_select,
|
|
.adc_chan_mask = SUN6I_GPADC_CTRL1_ADC_CHAN_MASK,
|
|
+ .temp_data = SUN4I_GPADC_TEMP_DATA,
|
|
+ .sample_start = sun4i_gpadc_sample_start,
|
|
+ .sample_end = sun4i_gpadc_sample_end,
|
|
};
|
|
|
|
static const struct gpadc_data sun8i_a33_gpadc_data = {
|
|
.temp_offset = -1662,
|
|
.temp_scale = 162,
|
|
.tp_mode_en = SUN8I_A33_GPADC_CTRL1_CHOP_TEMP_EN,
|
|
+ .temp_data = SUN4I_GPADC_TEMP_DATA,
|
|
+ .sample_start = sun4i_gpadc_sample_start,
|
|
+ .sample_end = sun4i_gpadc_sample_end,
|
|
};
|
|
|
|
struct sun4i_gpadc_iio {
|
|
@@ -274,7 +305,7 @@ static int sun4i_gpadc_temp_read(struct iio_dev *indio_dev, int *val)
|
|
if (info->no_irq) {
|
|
pm_runtime_get_sync(indio_dev->dev.parent);
|
|
|
|
- regmap_read(info->regmap, SUN4I_GPADC_TEMP_DATA, val);
|
|
+ regmap_read(info->regmap, info->data->temp_data, val);
|
|
|
|
pm_runtime_mark_last_busy(indio_dev->dev.parent);
|
|
pm_runtime_put_autosuspend(indio_dev->dev.parent);
|
|
@@ -379,10 +410,8 @@ static irqreturn_t sun4i_gpadc_fifo_data_irq_handler(int irq, void *dev_id)
|
|
return IRQ_HANDLED;
|
|
}
|
|
|
|
-static int sun4i_gpadc_runtime_suspend(struct device *dev)
|
|
+static int sun4i_gpadc_sample_end(struct sun4i_gpadc_iio *info)
|
|
{
|
|
- struct sun4i_gpadc_iio *info = iio_priv(dev_get_drvdata(dev));
|
|
-
|
|
/* Disable the ADC on IP */
|
|
regmap_write(info->regmap, SUN4I_GPADC_CTRL1, 0);
|
|
/* Disable temperature sensor on IP */
|
|
@@ -391,19 +420,32 @@ static int sun4i_gpadc_runtime_suspend(struct device *dev)
|
|
return 0;
|
|
}
|
|
|
|
-static int sun4i_gpadc_runtime_resume(struct device *dev)
|
|
+static int sunxi_ths_sample_end(struct sun4i_gpadc_iio *info)
|
|
+{
|
|
+ /* Disable temperature sensor */
|
|
+ regmap_write(info->regmap, SUNXI_THS_CTRL2, 0x0);
|
|
+
|
|
+ return 0;
|
|
+}
|
|
+
|
|
+static int sun4i_gpadc_runtime_suspend(struct device *dev)
|
|
{
|
|
struct sun4i_gpadc_iio *info = iio_priv(dev_get_drvdata(dev));
|
|
|
|
+ return info->data->sample_end(info);
|
|
+}
|
|
+
|
|
+static int sun4i_gpadc_sample_start(struct sun4i_gpadc_iio *info)
|
|
+{
|
|
/* clkin = 6MHz */
|
|
regmap_write(info->regmap, SUN4I_GPADC_CTRL0,
|
|
SUN4I_GPADC_CTRL0_ADC_CLK_DIVIDER(2) |
|
|
SUN4I_GPADC_CTRL0_FS_DIV(7) |
|
|
- SUN4I_GPADC_CTRL0_T_ACQ(63));
|
|
+ SUNXI_THS_ACQ0(63));
|
|
regmap_write(info->regmap, SUN4I_GPADC_CTRL1, info->data->tp_mode_en);
|
|
regmap_write(info->regmap, SUN4I_GPADC_CTRL3,
|
|
- SUN4I_GPADC_CTRL3_FILTER_EN |
|
|
- SUN4I_GPADC_CTRL3_FILTER_TYPE(1));
|
|
+ SUNXI_THS_FILTER_EN |
|
|
+ SUNXI_THS_FILTER_TYPE(1));
|
|
/* period = SUN4I_GPADC_TPR_TEMP_PERIOD * 256 * 16 / clkin; ~0.6s */
|
|
regmap_write(info->regmap, SUN4I_GPADC_TPR,
|
|
SUN4I_GPADC_TPR_TEMP_ENABLE |
|
|
@@ -412,6 +454,35 @@ static int sun4i_gpadc_runtime_resume(struct device *dev)
|
|
return 0;
|
|
}
|
|
|
|
+static int sunxi_ths_sample_start(struct sun4i_gpadc_iio *info)
|
|
+{
|
|
+ u32 value;
|
|
+
|
|
+ if (info->data->ctrl0_map)
|
|
+ regmap_write(info->regmap, SUNXI_THS_CTRL0,
|
|
+ info->data->ctrl0_map);
|
|
+
|
|
+ regmap_write(info->regmap, SUNXI_THS_CTRL2,
|
|
+ info->data->ctrl2_map);
|
|
+
|
|
+ regmap_write(info->regmap, SUNXI_THS_FILTER,
|
|
+ info->data->filter_map);
|
|
+
|
|
+ regmap_read(info->regmap, SUNXI_THS_CTRL2, &value);
|
|
+
|
|
+ regmap_write(info->regmap, SUNXI_THS_CTRL2,
|
|
+ info->data->sensor_en_map | value);
|
|
+
|
|
+ return 0;
|
|
+}
|
|
+
|
|
+static int sun4i_gpadc_runtime_resume(struct device *dev)
|
|
+{
|
|
+ struct sun4i_gpadc_iio *info = iio_priv(dev_get_drvdata(dev));
|
|
+
|
|
+ return info->data->sample_start(info);
|
|
+}
|
|
+
|
|
static int sun4i_gpadc_get_temp(void *data, int *temp)
|
|
{
|
|
struct sun4i_gpadc_iio *info = data;
|
|
diff --git a/include/linux/mfd/sun4i-gpadc.h b/include/linux/mfd/sun4i-gpadc.h
|
|
index af79cfd9a..a7cd4c644 100644
|
|
--- a/include/linux/mfd/sun4i-gpadc.h
|
|
+++ b/include/linux/mfd/sun4i-gpadc.h
|
|
@@ -14,7 +14,6 @@
|
|
#define SUN4I_GPADC_CTRL0_ADC_CLK_SELECT BIT(22)
|
|
#define SUN4I_GPADC_CTRL0_ADC_CLK_DIVIDER(x) ((GENMASK(1, 0) & (x)) << 20)
|
|
#define SUN4I_GPADC_CTRL0_FS_DIV(x) ((GENMASK(3, 0) & (x)) << 16)
|
|
-#define SUN4I_GPADC_CTRL0_T_ACQ(x) (GENMASK(15, 0) & (x))
|
|
|
|
#define SUN4I_GPADC_CTRL1 0x04
|
|
|
|
@@ -48,9 +47,6 @@
|
|
|
|
#define SUN4I_GPADC_CTRL3 0x0c
|
|
|
|
-#define SUN4I_GPADC_CTRL3_FILTER_EN BIT(2)
|
|
-#define SUN4I_GPADC_CTRL3_FILTER_TYPE(x) (GENMASK(1, 0) & (x))
|
|
-
|
|
#define SUN4I_GPADC_TPR 0x18
|
|
|
|
#define SUN4I_GPADC_TPR_TEMP_ENABLE BIT(16)
|
|
@@ -87,6 +83,21 @@
|
|
/* 10s delay before suspending the IP */
|
|
#define SUN4I_GPADC_AUTOSUSPEND_DELAY 10000
|
|
|
|
+/* SUNXI_THS COMMON REGISTERS + DEFINES */
|
|
+#define SUNXI_THS_CTRL0 0x00
|
|
+#define SUNXI_THS_CTRL2 0x40
|
|
+#define SUNXI_THS_FILTER 0x70
|
|
+
|
|
+#define SUNXI_THS_FILTER_EN BIT(2)
|
|
+#define SUNXI_THS_FILTER_TYPE(x) (GENMASK(1, 0) & (x))
|
|
+#define SUNXI_THS_ACQ0(x) (GENMASK(15, 0) & (x))
|
|
+#define SUNXI_THS_ACQ1(x) (GENMASK(31, 16) & ((x) << 16))
|
|
+
|
|
+#define SUNXI_THS_TEMP_SENSE_EN0 BIT(0)
|
|
+#define SUNXI_THS_TEMP_SENSE_EN1 BIT(1)
|
|
+#define SUNXI_THS_TEMP_SENSE_EN2 BIT(2)
|
|
+#define SUNXI_THS_TEMP_SENSE_EN3 BIT(3)
|
|
+
|
|
struct sun4i_gpadc_dev {
|
|
struct device *dev;
|
|
struct regmap *regmap;
|
|
--
|
|
2.31.1
|
|
|