95 lines
2.4 KiB
Diff
95 lines
2.4 KiB
Diff
From 78280eeb14f56faff93d0a66e7cacd24bfea8d41 Mon Sep 17 00:00:00 2001
|
|
From: Peter Geis <pgwipeout@gmail.com>
|
|
Date: Tue, 14 Sep 2021 09:55:13 -0400
|
|
Subject: [PATCH 089/478] arm64: dts: rockchip: enable sdmmc1 on Quartz64 Model
|
|
A
|
|
|
|
Add the sdmmc1 node and associated power sequencing to enable basic wifi
|
|
support on the Quartz64 Model A development board.
|
|
|
|
Signed-off-by: Peter Geis <pgwipeout@gmail.com>
|
|
---
|
|
.../boot/dts/rockchip/rk3566-quartz64-a.dts | 45 +++++++++++++++++++
|
|
1 file changed, 45 insertions(+)
|
|
|
|
diff --git a/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts b/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts
|
|
index 5c43c3a41a5e..d83230cddf28 100644
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts
|
|
@@ -91,6 +91,18 @@ simple-audio-card,codec {
|
|
};
|
|
};
|
|
|
|
+ sdio_pwrseq: sdio-pwrseq {
|
|
+ status = "okay";
|
|
+ compatible = "mmc-pwrseq-simple";
|
|
+ clocks = <&rk817 1>;
|
|
+ clock-names = "ext_clock";
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&wifi_enable_h>;
|
|
+ reset-gpios = <&gpio2 RK_PC2 GPIO_ACTIVE_LOW>;
|
|
+ post-power-on-delay-ms = <100>;
|
|
+ power-off-delay-us = <5000000>;
|
|
+ };
|
|
+
|
|
vcc12v_dcin: vcc12v_dcin {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vcc12v_dcin";
|
|
@@ -163,6 +175,17 @@ vcc_sys: vcc_sys {
|
|
regulator-max-microvolt = <4400000>;
|
|
vin-supply = <&vbus>;
|
|
};
|
|
+
|
|
+ /* sourced from vcc_sys, sdio module operates internally at 3.3v */
|
|
+ vcc_wl: vcc_wl {
|
|
+ compatible = "regulator-fixed";
|
|
+ regulator-name = "vcc_wl";
|
|
+ regulator-always-on;
|
|
+ regulator-boot-on;
|
|
+ regulator-min-microvolt = <3300000>;
|
|
+ regulator-max-microvolt = <3300000>;
|
|
+ vin-supply = <&vcc_sys>;
|
|
+ };
|
|
};
|
|
|
|
&cpu0 {
|
|
@@ -493,6 +516,12 @@ pmic_int_l: pmic-int-l {
|
|
};
|
|
};
|
|
|
|
+ sdio-pwrseq {
|
|
+ wifi_enable_h: wifi-enable-h {
|
|
+ rockchip,pins = <2 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
+ };
|
|
+ };
|
|
+
|
|
usb2 {
|
|
vcc5v0_usb20_host_en_h: vcc5v0-usb20-host-en_h {
|
|
rockchip,pins = <4 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
@@ -531,6 +560,22 @@ &spdif {
|
|
status = "okay";
|
|
};
|
|
|
|
+&sdmmc1 {
|
|
+ bus-width = <4>;
|
|
+ cap-sd-highspeed;
|
|
+ cap-sdio-irq;
|
|
+ disable-wp;
|
|
+ keep-power-in-suspend;
|
|
+ mmc-pwrseq = <&sdio_pwrseq>;
|
|
+ non-removable;
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&sdmmc1_bus4 &sdmmc1_cmd &sdmmc1_clk>;
|
|
+ sd-uhs-sdr104;
|
|
+ vmmc-supply = <&vcc_wl>;
|
|
+ vqmmc-supply = <&vcc_1v8>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
&tsadc {
|
|
/* tshut mode 0:CRU 1:GPIO */
|
|
rockchip,hw-tshut-mode = <1>;
|
|
--
|
|
2.35.3
|
|
|