87 lines
2.5 KiB
Diff
87 lines
2.5 KiB
Diff
From 4f1fe30625c077c4e9e2f79f81def3bc376baeba Mon Sep 17 00:00:00 2001
|
|
From: Philipp Rossak <embed3d@gmail.com>
|
|
Date: Wed, 24 Jan 2018 17:41:45 +0100
|
|
Subject: [PATCH 023/153] drv:iio: adc: sun4i-gpadc-iio: add A64 thermal sensor
|
|
|
|
This patch adds support for the A64 ths sensor.
|
|
|
|
The A64 supports interrupts. The interrupt is configured to update
|
|
the sensor values every second.
|
|
|
|
Signed-off-by: Philipp Rossak <embed3d@gmail.com>
|
|
---
|
|
drivers/iio/adc/sun4i-gpadc-iio.c | 50 +++++++++++++++++++++++++++++++
|
|
1 file changed, 50 insertions(+)
|
|
|
|
diff --git a/drivers/iio/adc/sun4i-gpadc-iio.c b/drivers/iio/adc/sun4i-gpadc-iio.c
|
|
index cc1547116..2889a7078 100644
|
|
--- a/drivers/iio/adc/sun4i-gpadc-iio.c
|
|
+++ b/drivers/iio/adc/sun4i-gpadc-iio.c
|
|
@@ -243,6 +243,52 @@ static const struct gpadc_data sun9i_a80_ths_data = {
|
|
SUNXI_THS_TEMP_PERIOD(0x3a),
|
|
};
|
|
|
|
+static const struct gpadc_data sun50i_a64_ths_data = {
|
|
+ .temp_offset = -2170,
|
|
+ .temp_scale = -117,
|
|
+ .temp_data = {SUNXI_THS_TDATA0,
|
|
+ SUNXI_THS_TDATA1,
|
|
+ SUNXI_THS_TDATA2,
|
|
+ 0},
|
|
+ .sample_start = sunxi_ths_sample_start,
|
|
+ .sample_end = sunxi_ths_sample_end,
|
|
+ .has_bus_clk = true,
|
|
+ .has_bus_rst = true,
|
|
+ .has_mod_clk = true,
|
|
+ .sensor_count = 3,
|
|
+ .supports_nvmem = false,
|
|
+ .support_irq = true,
|
|
+
|
|
+ /* The final sample period is calculated as follows:
|
|
+ * (THERMAL_PER + 1) * 4096 / 24MHz * 2^(FILTER_TYPE + 1)
|
|
+ *
|
|
+ * This results to about 1Hz with these settings.
|
|
+ */
|
|
+ .ctrl0_map = SUNXI_THS_ACQ0(0xff),
|
|
+ .ctrl2_map = SUNXI_THS_TEMP_SENSE_EN0 |
|
|
+ SUNXI_THS_TEMP_SENSE_EN1 |
|
|
+ SUNXI_THS_TEMP_SENSE_EN2 |
|
|
+ SUNXI_THS_ACQ1(0x3f),
|
|
+ .filter_map = SUNXI_THS_FILTER_EN |
|
|
+ SUNXI_THS_FILTER_TYPE(0x1),
|
|
+ .irq_clear_map = SUNXI_THS_INTS_ALARM_INT_0 |
|
|
+ SUNXI_THS_INTS_ALARM_INT_1 |
|
|
+ SUNXI_THS_INTS_ALARM_INT_2 |
|
|
+ SUNXI_THS_INTS_SHUT_INT_0 |
|
|
+ SUNXI_THS_INTS_SHUT_INT_1 |
|
|
+ SUNXI_THS_INTS_SHUT_INT_2 |
|
|
+ SUNXI_THS_INTS_TDATA_IRQ_0 |
|
|
+ SUNXI_THS_INTS_TDATA_IRQ_1 |
|
|
+ SUNXI_THS_INTS_TDATA_IRQ_2 |
|
|
+ SUNXI_THS_INTS_ALARM_OFF_0 |
|
|
+ SUNXI_THS_INTS_ALARM_OFF_1 |
|
|
+ SUNXI_THS_INTS_ALARM_OFF_2,
|
|
+ .irq_control_map = SUNXI_THS_INTC_TDATA_IRQ_EN0 |
|
|
+ SUNXI_THS_INTC_TDATA_IRQ_EN1 |
|
|
+ SUNXI_THS_INTC_TDATA_IRQ_EN2 |
|
|
+ SUNXI_THS_TEMP_PERIOD(0x7),
|
|
+};
|
|
+
|
|
struct sun4i_gpadc_iio {
|
|
struct iio_dev *indio_dev;
|
|
struct completion completion;
|
|
@@ -751,6 +797,10 @@ static const struct of_device_id sun4i_gpadc_of_id[] = {
|
|
.compatible = "allwinner,sun9i-a80-ths",
|
|
.data = &sun9i_a80_ths_data,
|
|
},
|
|
+ {
|
|
+ .compatible = "allwinner,sun50i-a64-ths",
|
|
+ .data = &sun50i_a64_ths_data,
|
|
+ },
|
|
{ /* sentinel */ }
|
|
};
|
|
|
|
--
|
|
2.35.3
|
|
|