65 lines
1.7 KiB
Diff
65 lines
1.7 KiB
Diff
diff --git a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
|
|
index 0813c0c5abde..b7ca6e390646 100644
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
|
|
@@ -20,6 +20,13 @@
|
|
stdout-path = "serial2:1500000n8";
|
|
};
|
|
|
|
+ gmac1_clkin: external-gmac1-clock {
|
|
+ compatible = "fixed-clock";
|
|
+ clock-frequency = <125000000>;
|
|
+ clock-output-names = "gmac1_clkin";
|
|
+ #clock-cells = <0>;
|
|
+ };
|
|
+
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
@@ -146,18 +153,28 @@
|
|
};
|
|
|
|
&gmac1 {
|
|
+ snps,reset-gpio = <&gpio3 RK_PB0 GPIO_ACTIVE_LOW>;
|
|
+ snps,reset-active-low;
|
|
+ /* Reset time is 20ms, 100ms for rtl8211f */
|
|
+ snps,reset-delays-us = <0 20000 100000>;
|
|
+
|
|
assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
|
|
- assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>;
|
|
- assigned-clock-rates = <0>, <125000000>;
|
|
- clock_in_out = "output";
|
|
+ assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&gmac1_clkin>;
|
|
+ clock_in_out = "input";
|
|
phy-handle = <&rgmii_phy1>;
|
|
- phy-mode = "rgmii-id";
|
|
+ phy-mode = "rgmii";
|
|
+
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&gmac1m1_miim
|
|
&gmac1m1_tx_bus2
|
|
&gmac1m1_rx_bus2
|
|
&gmac1m1_rgmii_clk
|
|
- &gmac1m1_rgmii_bus>;
|
|
+ &gmac1m1_rgmii_bus
|
|
+ &gmac1m1_clkinout>;
|
|
+
|
|
+ tx_delay = <0x4f>;
|
|
+ rx_delay = <0x26>;
|
|
+
|
|
status = "okay";
|
|
};
|
|
|
|
@@ -415,11 +432,6 @@
|
|
rgmii_phy1: ethernet-phy@0 {
|
|
compatible = "ethernet-phy-ieee802.3-c22";
|
|
reg = <0x0>;
|
|
- pinctrl-names = "default";
|
|
- pinctrl-0 = <ð_phy_rst>;
|
|
- reset-assert-us = <20000>;
|
|
- reset-deassert-us = <100000>;
|
|
- reset-gpios = <&gpio3 RK_PB0 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|