37 lines
1.2 KiB
Diff
37 lines
1.2 KiB
Diff
From 0edcfec3fafa1fe58fd9a3be727742881ec340c3 Mon Sep 17 00:00:00 2001
|
|
From: Liang Chen <cl@rock-chips.com>
|
|
Date: Tue, 22 Jun 2021 12:29:07 +0200
|
|
Subject: [PATCH 029/478] arm64: dts: rockchip: add watchdog to rk3568
|
|
|
|
Add the watchdog node to rk3568.
|
|
|
|
Signed-off-by: Liang Chen <cl@rock-chips.com>
|
|
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
|
|
Link: https://lore.kernel.org/r/20210622102907.99242-2-heiko@sntech.de
|
|
---
|
|
arch/arm64/boot/dts/rockchip/rk356x.dtsi | 8 ++++++++
|
|
1 file changed, 8 insertions(+)
|
|
|
|
diff --git a/arch/arm64/boot/dts/rockchip/rk356x.dtsi b/arch/arm64/boot/dts/rockchip/rk356x.dtsi
|
|
index 4bddf8de4f51..322971318d5a 100644
|
|
--- a/arch/arm64/boot/dts/rockchip/rk356x.dtsi
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk356x.dtsi
|
|
@@ -592,6 +592,14 @@ i2c5: i2c@fe5e0000 {
|
|
status = "disabled";
|
|
};
|
|
|
|
+ wdt: watchdog@fe600000 {
|
|
+ compatible = "rockchip,rk3568-wdt", "snps,dw-wdt";
|
|
+ reg = <0x0 0xfe600000 0x0 0x100>;
|
|
+ interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&cru TCLK_WDT_NS>, <&cru PCLK_WDT_NS>;
|
|
+ clock-names = "tclk", "pclk";
|
|
+ };
|
|
+
|
|
uart1: serial@fe650000 {
|
|
compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
|
|
reg = <0x0 0xfe650000 0x0 0x100>;
|
|
--
|
|
2.35.3
|
|
|