49 lines
1.5 KiB
Diff
49 lines
1.5 KiB
Diff
From ac71e18c6578e137cff5b8bca22ad0dee2b48886 Mon Sep 17 00:00:00 2001
|
|
From: Sebastian Reichel <sebastian.reichel@collabora.com>
|
|
Date: Fri, 14 Apr 2023 18:09:34 +0200
|
|
Subject: [PATCH 428/469] arm64: dts: rockchip: rk3588: add GIC ITS support
|
|
|
|
Add the two Interrupt Translation Service (ITS) IPs that are part of the
|
|
GIC-600. They are mainly required for PCIe Message Signalled Interrupts
|
|
(MSI).
|
|
|
|
Co-developed-by: Kever Yang <kever.yang@rock-chips.com>
|
|
Signed-off-by: Kever Yang <kever.yang@rock-chips.com>
|
|
Signed-off-by: Sebastian Reichel <sebastian.reichel@collabora.com>
|
|
---
|
|
arch/arm64/boot/dts/rockchip/rk3588s.dtsi | 17 +++++++++++++++++
|
|
1 file changed, 17 insertions(+)
|
|
|
|
diff --git a/arch/arm64/boot/dts/rockchip/rk3588s.dtsi b/arch/arm64/boot/dts/rockchip/rk3588s.dtsi
|
|
index 00a91b08e3bb..a73b17f597af 100644
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3588s.dtsi
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3588s.dtsi
|
|
@@ -1904,7 +1904,24 @@ gic: interrupt-controller@fe600000 {
|
|
mbi-alias = <0x0 0xfe610000>;
|
|
mbi-ranges = <424 56>;
|
|
msi-controller;
|
|
+ ranges;
|
|
+ #address-cells = <2>;
|
|
#interrupt-cells = <4>;
|
|
+ #size-cells = <2>;
|
|
+
|
|
+ its0: msi-controller@fe640000 {
|
|
+ compatible = "arm,gic-v3-its";
|
|
+ msi-controller;
|
|
+ #msi-cells = <1>;
|
|
+ reg = <0x0 0xfe640000 0x0 0x20000>;
|
|
+ };
|
|
+
|
|
+ its1: msi-controller@fe660000 {
|
|
+ compatible = "arm,gic-v3-its";
|
|
+ msi-controller;
|
|
+ #msi-cells = <1>;
|
|
+ reg = <0x0 0xfe660000 0x0 0x20000>;
|
|
+ };
|
|
|
|
ppi-partitions {
|
|
ppi_partition0: interrupt-partition-0 {
|
|
--
|
|
2.34.1
|
|
|