123 lines
2.7 KiB
Diff
123 lines
2.7 KiB
Diff
--- a/arch/arm/dts/Makefile
|
|
+++ b/arch/arm/dts/Makefile
|
|
@@ -144,6 +144,7 @@
|
|
rk3399-puma-haikou.dtb \
|
|
rk3399-roc-pc.dtb \
|
|
rk3399-roc-pc-mezzanine.dtb \
|
|
+ rk3399-roc-pc-plus.dtb \
|
|
rk3399-rock-pi-4a.dtb \
|
|
rk3399-rock-pi-4b.dtb \
|
|
rk3399-rock-pi-4c.dtb \
|
|
|
|
new file mode 100644
|
|
index 00000000..02a8f9f5
|
|
--- /dev/null
|
|
+++ b/arch/arm/dts/rk3399-roc-pc-plus.dts
|
|
@@ -0,0 +1,92 @@
|
|
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
+/*
|
|
+ * Copyright (c) 2017 T-Chip Intelligent Technology Co., Ltd
|
|
+ */
|
|
+
|
|
+/dts-v1/;
|
|
+#include "rk3399-roc-pc.dtsi"
|
|
+
|
|
+/ {
|
|
+ model = "Firefly ROC-RK3399-PC-PLUS Board";
|
|
+ compatible = "firefly,roc-rk3399-pc-plus", "rockchip,rk3399";
|
|
+
|
|
+ vcc3v3_ngff: vcc3v3-ngff {
|
|
+ compatible = "regulator-fixed";
|
|
+ regulator-name = "vcc3v3_ngff";
|
|
+ enable-active-high;
|
|
+ gpio = <&gpio4 RK_PD3 GPIO_ACTIVE_HIGH>;
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&vcc3v3_ngff_en>;
|
|
+ regulator-always-on;
|
|
+ regulator-boot-on;
|
|
+ regulator-min-microvolt = <3300000>;
|
|
+ regulator-max-microvolt = <3300000>;
|
|
+ vin-supply = <&dc_12v>;
|
|
+ };
|
|
+
|
|
+ vcc3v3_pcie: vcc3v3-pcie {
|
|
+ compatible = "regulator-fixed";
|
|
+ regulator-name = "vcc3v3_pcie";
|
|
+ enable-active-high;
|
|
+ gpio = <&gpio1 RK_PC1 GPIO_ACTIVE_HIGH>;
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&vcc3v3_pcie_en>;
|
|
+ regulator-min-microvolt = <3300000>;
|
|
+ regulator-max-microvolt = <3300000>;
|
|
+ vin-supply = <&dc_12v>;
|
|
+ };
|
|
+};
|
|
+
|
|
+&pcie_phy {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&pcie0 {
|
|
+ ep-gpios = <&gpio4 RK_PD1 GPIO_ACTIVE_HIGH>;
|
|
+ num-lanes = <4>;
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&pcie_perst>;
|
|
+ vpcie3v3-supply = <&vcc3v3_pcie>;
|
|
+ vpcie1v8-supply = <&vcc1v8_pmu>;
|
|
+ vpcie0v9-supply = <&vcca_0v9>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&pinctrl {
|
|
+ ngff {
|
|
+ vcc3v3_ngff_en: vcc3v3-ngff-en {
|
|
+ rockchip,pins = <4 RK_PD3 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ pcie {
|
|
+ vcc3v3_pcie_en: vcc3v3-pcie-en {
|
|
+ rockchip,pins = <1 RK_PC1 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
+ };
|
|
+
|
|
+ pcie_perst: pcie-perst {
|
|
+ rockchip,pins = <4 RK_PD1 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
+&sdio0 {
|
|
+ bus-width = <4>;
|
|
+ cap-sd-highspeed;
|
|
+ cap-sdio-irq;
|
|
+ keep-power-in-suspend;
|
|
+ mmc-pwrseq = <&sdio_pwrseq>;
|
|
+ non-removable;
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&sdio0_bus4 &sdio0_cmd &sdio0_clk>;
|
|
+ sd-uhs-sdr104;
|
|
+ vmmc-supply = <&vcc3v3_ngff>;
|
|
+ vqmmc-supply = <&vcc_1v8>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&uart0 {
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&uart0_xfer &uart0_cts &uart0_rts>;
|
|
+ status = "okay";
|
|
+};
|
|
|
|
|
|
new file mode 100644
|
|
index 00000000..02a8f9f5
|
|
--- /dev/null
|
|
+++ b/arch/arm/dts/rk3399-roc-pc-plus-u-boot.dtsi
|
|
@@ -0,0 +1,6 @@
|
|
+// SPDX-License-Identifier: GPL-2.0+
|
|
+/*
|
|
+ * Copyright (c) 2020 Amarula Solutions(India)
|
|
+ */
|
|
+
|
|
+#include "rk3399-roc-pc-u-boot.dtsi"
|
|
|