修改源码格式
This commit is contained in:
parent
d6e6b3b2d2
commit
e95a874564
File diff suppressed because it is too large
Load Diff
@ -122,7 +122,6 @@
|
|||||||
#define GRF_GPIO4C_IOMUX_OFFSET 0x28
|
#define GRF_GPIO4C_IOMUX_OFFSET 0x28
|
||||||
#define GRF_GPIO4D_IOMUX_OFFSET 0x2c
|
#define GRF_GPIO4D_IOMUX_OFFSET 0x2c
|
||||||
|
|
||||||
|
|
||||||
#define CRU_BASE 0xff760000
|
#define CRU_BASE 0xff760000
|
||||||
#define PMUCRU_BASE 0xff750000
|
#define PMUCRU_BASE 0xff750000
|
||||||
#define CRU_CLKGATE_CON31_OFFSET 0x037c //bit 3 4 5
|
#define CRU_CLKGATE_CON31_OFFSET 0x037c //bit 3 4 5
|
||||||
@ -142,7 +141,6 @@ extern volatile unsigned int *gpio4_base;
|
|||||||
#endif /* CONFIG_ORANGEPI_RK3399 */
|
#endif /* CONFIG_ORANGEPI_RK3399 */
|
||||||
//csy 2019.1.8
|
//csy 2019.1.8
|
||||||
|
|
||||||
|
|
||||||
/*********** OrangePi R1PLUS *************/
|
/*********** OrangePi R1PLUS *************/
|
||||||
#if CONFIG_ORANGEPI_R1PLUS
|
#if CONFIG_ORANGEPI_R1PLUS
|
||||||
|
|
||||||
@ -180,12 +178,9 @@ extern volatile unsigned int *gpio3_base;
|
|||||||
extern volatile unsigned int *cru_base;
|
extern volatile unsigned int *cru_base;
|
||||||
extern volatile unsigned int *grf_base;
|
extern volatile unsigned int *grf_base;
|
||||||
|
|
||||||
|
|
||||||
#endif /* CONFIG_ORANGEPI_R1PLUS */
|
#endif /* CONFIG_ORANGEPI_R1PLUS */
|
||||||
//FG 2020.11.26
|
//FG 2020.11.26
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
/****************** Global data *********************/
|
/****************** Global data *********************/
|
||||||
/* Current version */
|
/* Current version */
|
||||||
#define PI_MAKER_ORANGEPI 4
|
#define PI_MAKER_ORANGEPI 4
|
||||||
@ -197,7 +192,6 @@ extern volatile unsigned int *grf_base;
|
|||||||
#define ORANGEPI_MEM_INFO MEM_INFO
|
#define ORANGEPI_MEM_INFO MEM_INFO
|
||||||
#define GPIO_PWM GPIO_PWM_OP
|
#define GPIO_PWM GPIO_PWM_OP
|
||||||
|
|
||||||
|
|
||||||
//sunxi_pwm
|
//sunxi_pwm
|
||||||
#define SUNXI_PWM_BASE (0x01c21400)
|
#define SUNXI_PWM_BASE (0x01c21400)
|
||||||
#define SUNXI_PWM_CTRL_REG (SUNXI_PWM_BASE)
|
#define SUNXI_PWM_CTRL_REG (SUNXI_PWM_BASE)
|
||||||
@ -261,7 +255,6 @@ extern int sunxi_pwm_get_act(void);
|
|||||||
extern void sunxi_pwm_set_period(int period_cys);
|
extern void sunxi_pwm_set_period(int period_cys);
|
||||||
extern void sunxi_pwm_set_act(int act_cys);
|
extern void sunxi_pwm_set_act(int act_cys);
|
||||||
|
|
||||||
|
|
||||||
#ifdef CONFIG_ORANGEPI
|
#ifdef CONFIG_ORANGEPI
|
||||||
extern const char *piModelNames[6];
|
extern const char *piModelNames[6];
|
||||||
#endif
|
#endif
|
||||||
@ -281,6 +274,5 @@ extern int ORANGEPI_PIN_MASK[5][32];
|
|||||||
#elif CONFIG_ORANGEPI_R1PLUS
|
#elif CONFIG_ORANGEPI_R1PLUS
|
||||||
extern int ORANGEPI_PIN_MASK[5][32];
|
extern int ORANGEPI_PIN_MASK[5][32];
|
||||||
|
|
||||||
|
|
||||||
#endif
|
#endif
|
||||||
#endif
|
#endif
|
||||||
|
Loading…
Reference in New Issue
Block a user