100 lines
2.6 KiB
Groff
100 lines
2.6 KiB
Groff
|
From 56131b6002a59ef06ca96a6d38131e4f4dc281b9 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Icenowy Zheng <icenowy@aosc.io>
|
||
|
|
Date: Sat, 2 Dec 2017 15:13:12 +0800
|
||
|
|
Subject: [PATCH 08/35] arm64: allwinner: h6: add device tree nodes for MMC
|
||
|
|
controllers
|
||
|
|
|
||
|
|
The Allwinner H6 SoC have 3 MMC controllers.
|
||
|
|
|
||
|
|
Add device tree nodes for them.
|
||
|
|
|
||
|
|
Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
|
||
|
|
---
|
||
|
|
arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi | 56 ++++++++++++++++++++++++++++
|
||
|
|
1 file changed, 56 insertions(+)
|
||
|
|
|
||
|
|
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
|
||
|
|
index d4697bb..19c7ee8 100644
|
||
|
|
--- a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
|
||
|
|
+++ b/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
|
||
|
|
@@ -125,12 +125,76 @@
|
||
|
|
interrupt-controller;
|
||
|
|
#interrupt-cells = <3>;
|
||
|
|
|
||
|
|
+ mmc0_pins: mmc0-pins {
|
||
|
|
+ pins = "PF0", "PF1", "PF2", "PF3",
|
||
|
|
+ "PF4", "PF5";
|
||
|
|
+ function = "mmc0";
|
||
|
|
+ drive-strength = <30>;
|
||
|
|
+ bias-pull-up;
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
+ mmc1_pins: mmc1-pins {
|
||
|
|
+ pins = "PG0", "PG1", "PG2", "PG3",
|
||
|
|
+ "PG4", "PG5";
|
||
|
|
+ function = "mmc1";
|
||
|
|
+ drive-strength = <30>;
|
||
|
|
+ bias-pull-up;
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
+ mmc2_pins: mmc2-pins {
|
||
|
|
+ pins = "PC1", "PC4", "PC5", "PC6",
|
||
|
|
+ "PC7", "PC8", "PC9", "PC10",
|
||
|
|
+ "PC11", "PC12", "PC13", "PC14";
|
||
|
|
+ function = "mmc2";
|
||
|
|
+ drive-strength = <30>;
|
||
|
|
+ bias-pull-up;
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
uart0_ph_pins: uart0-ph {
|
||
|
|
pins = "PH0", "PH1";
|
||
|
|
function = "uart0";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
+ mmc0: mmc@4020000 {
|
||
|
|
+ compatible = "allwinner,sun50i-h6-mmc";
|
||
|
|
+ reg = <0x04020000 0x1000>;
|
||
|
|
+ clocks = <&ccu CLK_BUS_MMC0>, <&ccu CLK_MMC0>;
|
||
|
|
+ clock-names = "ahb", "mmc";
|
||
|
|
+ resets = <&ccu RST_BUS_MMC0>;
|
||
|
|
+ reset-names = "ahb";
|
||
|
|
+ interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
+ status = "disabled";
|
||
|
|
+ #address-cells = <1>;
|
||
|
|
+ #size-cells = <0>;
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
+ mmc1: mmc@4021000 {
|
||
|
|
+ compatible = "allwinner,sun50i-h6-mmc";
|
||
|
|
+ reg = <0x04021000 0x1000>;
|
||
|
|
+ clocks = <&ccu CLK_BUS_MMC1>, <&ccu CLK_MMC1>;
|
||
|
|
+ clock-names = "ahb", "mmc";
|
||
|
|
+ resets = <&ccu RST_BUS_MMC1>;
|
||
|
|
+ reset-names = "ahb";
|
||
|
|
+ interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
+ status = "disabled";
|
||
|
|
+ #address-cells = <1>;
|
||
|
|
+ #size-cells = <0>;
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
+ mmc2: mmc@4022000 {
|
||
|
|
+ compatible = "allwinner,sun50i-h6-emmc";
|
||
|
|
+ reg = <0x04022000 0x1000>;
|
||
|
|
+ clocks = <&ccu CLK_BUS_MMC2>, <&ccu CLK_MMC2>;
|
||
|
|
+ clock-names = "ahb", "mmc";
|
||
|
|
+ resets = <&ccu RST_BUS_MMC2>;
|
||
|
|
+ reset-names = "ahb";
|
||
|
|
+ interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
+ status = "disabled";
|
||
|
|
+ #address-cells = <1>;
|
||
|
|
+ #size-cells = <0>;
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
uart0: serial@5000000 {
|
||
|
|
compatible = "snps,dw-apb-uart";
|
||
|
|
reg = <0x05000000 0x400>;
|
||
|
|
--
|
||
|
|
2.7.4
|
||
|
|
|