43 lines
1.3 KiB
Diff
43 lines
1.3 KiB
Diff
From e2425dcc70115afc1eeb09d78f56239872824022 Mon Sep 17 00:00:00 2001
|
|
From: Heiko Stuebner <heiko.stuebner@theobroma-systems.com>
|
|
Date: Thu, 22 Jul 2021 09:39:55 +0200
|
|
Subject: [PATCH 021/478] arm64: dts: rockchip: add csi-dphy to px30
|
|
|
|
Add the CSI dphy node to the core px30 devicetree for later use
|
|
with the rkisp.
|
|
|
|
Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com>
|
|
Link: https://lore.kernel.org/r/20210722073955.1192168-1-heiko@sntech.de
|
|
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
|
|
---
|
|
arch/arm64/boot/dts/rockchip/px30.dtsi | 13 +++++++++++++
|
|
1 file changed, 13 insertions(+)
|
|
|
|
diff --git a/arch/arm64/boot/dts/rockchip/px30.dtsi b/arch/arm64/boot/dts/rockchip/px30.dtsi
|
|
index 248ebb61aa79..6e53a4cc75e6 100644
|
|
--- a/arch/arm64/boot/dts/rockchip/px30.dtsi
|
|
+++ b/arch/arm64/boot/dts/rockchip/px30.dtsi
|
|
@@ -864,6 +864,19 @@ dsi_dphy: phy@ff2e0000 {
|
|
status = "disabled";
|
|
};
|
|
|
|
+ csi_dphy: phy@ff2f0000 {
|
|
+ compatible = "rockchip,px30-csi-dphy";
|
|
+ reg = <0x0 0xff2f0000 0x0 0x4000>;
|
|
+ clocks = <&cru PCLK_MIPICSIPHY>;
|
|
+ clock-names = "pclk";
|
|
+ #phy-cells = <0>;
|
|
+ power-domains = <&power PX30_PD_VI>;
|
|
+ resets = <&cru SRST_MIPICSIPHY_P>;
|
|
+ reset-names = "apb";
|
|
+ rockchip,grf = <&grf>;
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
usb20_otg: usb@ff300000 {
|
|
compatible = "rockchip,px30-usb", "rockchip,rk3066-usb",
|
|
"snps,dwc2";
|
|
--
|
|
2.35.3
|
|
|