51 lines
1.5 KiB
Diff
51 lines
1.5 KiB
Diff
From e31083f9185928ea093c61152c139bb4c96c7ad2 Mon Sep 17 00:00:00 2001
|
|
From: Chris Morgan <macromorgan@hotmail.com>
|
|
Date: Thu, 12 Aug 2021 21:46:39 +0800
|
|
Subject: [PATCH 051/478] arm64: dts: rockchip: Enable SFC for Odroid Go
|
|
Advance
|
|
|
|
This enables the Rockchip Serial Flash Controller for the Odroid Go
|
|
Advance. Note that while the attached SPI NOR flash and the controller
|
|
both support quad read mode, only 2 of the required 4 pins are present.
|
|
The rx bus width is set to 2 for this reason, and tx bus width is set
|
|
to 1 for compatibility reasons.
|
|
|
|
Signed-off-by: Chris Morgan <macromorgan@hotmail.com>
|
|
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
|
|
Link: https://lore.kernel.org/r/20210812134639.31586-2-jon.lin@rock-chips.com
|
|
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
|
|
---
|
|
.../boot/dts/rockchip/rk3326-odroid-go2.dts | 16 ++++++++++++++++
|
|
1 file changed, 16 insertions(+)
|
|
|
|
diff --git a/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts b/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts
|
|
index 7fc674a99a6c..35218c2771a2 100644
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts
|
|
@@ -517,6 +517,22 @@ &sdmmc {
|
|
status = "okay";
|
|
};
|
|
|
|
+&sfc {
|
|
+ pinctrl-0 = <&sfc_clk &sfc_cs0 &sfc_bus2>;
|
|
+ pinctrl-names = "default";
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+ status = "okay";
|
|
+
|
|
+ flash@0 {
|
|
+ compatible = "jedec,spi-nor";
|
|
+ reg = <0>;
|
|
+ spi-max-frequency = <108000000>;
|
|
+ spi-rx-bus-width = <2>;
|
|
+ spi-tx-bus-width = <1>;
|
|
+ };
|
|
+};
|
|
+
|
|
&tsadc {
|
|
status = "okay";
|
|
};
|
|
--
|
|
2.35.3
|
|
|